# IntexSystems Sixty-Four Kilobyte Dynamic Memory for the $\mathrm{S}-100$ Bus 

(2) Copyright 1980 by

Ithaca InterSystens, Inc.
Manual Revision 0

TABLE OF CONTENTS
SECTION 1
1.0 Introduction and General Information ..... 2
1.1 Board Features ..... 3
1.2 Service Information ..... 4
Receiving Inspection ..... 4
Warranty Infomation ..... 4
Replacement Parts ..... 4
Factory Sexvice ..... 4
Contacting Intersystems ..... 6
1.3 Data Transfer on the S-100 Bus ..... 7
Memory Organization ..... 7
Word Transfers ..... 9
Byte Transfers ..... 11
SECTION 2
2.0 Board Setup and Installation ..... 14
2.1 SWl, Bank Enabling ..... 14
2.2 SW2, Extended Addressing ..... 17
2.3 Jumper Summary ..... 19
2.4 Jumper Reference and Definitions ..... 21
Definitions ..... 21
Jumpex Reference ..... 22
2.5 Installing the Board and Checkout ..... 29
SECTION 3
3.0 Technical Reference ..... 32
3.1 Memory Organization ..... 32
3.2 Board Selection ..... 35
3.3 Block Diagram ..... 35
3.4 Refresh Cycle ..... 37
3.5 External Cycle ..... 38
3.6 External-Refresh Request Arbitration ..... 39
3.7 Delay Timing Cixcuitry ..... 40
3.8 Wait State Generator ..... 43
3.9 Conflict Resolver Circuit ..... 44
3. 10 Front Panel Deposit ..... 46
3.11 Repair ..... 48
3.12 Timing Diagrams ..... 53
SECTION
4.0 Schematic Diagram ..... 54
SECTION
5.0 Parts List and Replacement ..... 55
SECTION 6
6.0 Appendicies ..... 56
6.1 Warranty ..... 57
6.2. A0 Polarity ..... 58

You have chosen one of InterSystems new Series II memory boards, the most flexible and reliable memory units for the $\$-100$ bus.

As with all InterSystems Sexies II products, these menory units have been designed to take advantage of all the extensions and specifications of the new TEEE $S-100$ bus specification, and yet remain compatible with the majority of pre-standard $s-100$ boards.

This owner's manual has been prepared to acquaint you with your menory unit and to serve as an aid in achieving its optimum use. In Section 1 , the general design and features of the unit are discussed. In Section 2 , specific instructions are given for the configuration of the board in your system. Section 3 contains technical reference information, and the last sections contain the paxts list and schematic.

If you have any problems with the memory unit in your system, give us a call at (607) 257-0190; our technical support personnel will be glad to assist you.

Introduction and General Information

### 1.1 Features

1.2 Service Information

Receiving Inspection Warranty Information Replacement Parts Factory Service Contacting InterSystems
1.3 Data Transfer on the S-100 Bus

Memory Organization
Word Transfers
Byte Transfers

## 1. 1 Features

The InterSystems 64 k Dynamic RAM board is the first $5-100$ dynamic memoxy board to take full advantage of the recent IEEE specification. Its features include:

* Byte or Word Data Transfer. Whether you're using an bit processox or one of the new 16 bit processors, the board's data bus automatically adjusts to the requested word width. You cam even run a 16 bit processor and an 8 bit Direct Memory Access Controller concurrently in the same bus.
* Standard or Extended Addressing. The memory board may be addressed in either the standard 16 bit address space ( 64 K ), or in the extended 24 bit address space ( 16 megabytes).
* Onboard arbitration and sequencing logic. This circuitry allows continuous DMA transfers of any size and error-free operation during waits, halts, or resets.
* High Speed Operation. The board may be configured for either 2 $m H z$ or 4 mHz operation without wait states. All timing is completely IEEE $S-100$.
* Precise delay line timing. There are no one shots, oscillators, or RC delays.
* Uses both transparent and default refresh.
* Compatible with front panels.
* Designed to use either 4115 or 4116 type memory chips.
* Phantom and Error. These new S-100 lines assist in boorstrapping and memory protection.
* Low Power/Low Heat Design. Low power not only means less drain on the system power supply, but higher reliability and longer chip life as well.
* Damped Array. All lines dxiving the memory array include small series damping resistors, reducing array noise and improving reliability.
* Wait State Generator. One wait state may optionally be generated on the board for $M 1$ or any board access.
1.2 Service Infomation

Receiving Inspection

When your InterSystems Memory Module axives, examine the shipping container for signs of possible damage to the contents during transit. Then inspect the contents for damage. (We advise that you save the shipping container for use in returning the module to InterSystems, should it become necessaxy to do so.)

Any apparent damage should be reported to Intersystems at once. Please write us describing the problem so that we can take appropriate action.

Warmanty Information

In brief, your assembled and tested InterSystems Memory Module, and all parts supplied, are warranted against defects in materials and workmanship for a period of $l$ year from the date of purchase, Refer to Appendix $I$ for the complete Statement of Waxranty.

Replacement Paxts

If you find a bad component on your Memory Module, a memory chip for example, return it to us with a lettex. We will xeplace it and return it with a "no charge" invoice if the unit is undex waxxanty. Out-of-warranty parts prices may be confirmed by telephone.

Factory Service

InterSystems provides a factory repair service for all of its products. Before returning the module to Intersystens, first obtain a Return Authorization Number from our Technical Service Dept. This may be done by calling us, sending us a TWX, ox by writing to us. After the return has been authorized, proceed as follows:

1) Write a letter describing the problem.
2) Describe your system to us, list boards by manufacturer and name.
3) Include Xerox copies of the schematics of boards by manufacturexs other than Intersystems.
4) Include the Return Authorization Number.
5) Pack the above information in a container suitable to the method of shipment.
6) Ship prepaid to InterSystems.

Your module will be repaired as soon as possible after receipt and return shipped to you prepaid.

## Contacting Intersystems:

## The following apply for both correspondence and service.

```
Ithaca IntexSystems Inc.
1650 Hanshaw Rd.
P.0. Boz 91
Ithaca N.左. U.S.A.
14850
\begin{tabular}{lcc} 
Telephone & \((607)\) & \(257-0190\) \\
TWX & 510 & \(255-4346\)
\end{tabular}
```

In Europe:

Ithaca InterSystems Ltd.
58 Crouch Hall Rd
London N8 8HG. U.K.

| Telephone | $01-341-2447$ |
| :--- | :--- |
| Telex | 299568 |

The S-100 data bus supports both byte-parallel ( 8 bit) and word-parallel (16 bit) data transfers, hence allowing both 8 bit and 16 bit processors to use the same memory boards, or even to co-exist in a single system. For 8 bit data transfers the 16 data lines are grouped into two uni-directional 8 bit busses, the Data In Bus and the Data Out Bus. For 1.6 bit data transfers, the two uni-directional busses axe ganged to form a single 16 bit bi-directional data pach.

An additional status line has been assigned to control the grouping of the data lines, called Sixteen Request (sSXTRQ). This line is asserted when the processor requests a 16 bit data transfer on the bus. Eight bit processors do not generate this line, and hence the data transfer proceeds in byte mode.

Memory Organization

To be capable of both 8 bit and 16 bit parallel transfers menory is organized as four banks of 8 bit menory, two banks for the most significant byte of the 16 bit word, and two banks for the least significant byte. These banks may be activated either together or separately, depending on the condition of the sixteen request status line and board jumpers. Using 4116 type memory chips, each bank is $16,384 \times 8$ bits. Using 4115 type memory chips, each bank is $8,192 \times 8$ bits. This basic memory organization is shown in Figure I.
figure
B/16 BIT MEMORY ORGANIZATION


Memory in $S-100$ systems is always addressed as bytes. And since a word is composed of two bytes, the least significant address bit, A0, is not considered in address decoding for word ( 16 bit) references. For byte references, howevex, the AO bit selects either the most significant byte or the least significant byte within the addressed word. See figure 2.

FIGURE 2

$A D=D$

8 BIT DATA TRANSFER



Word Transfers

For word, or 16 bit, data transfers the processor asserts the word memory address on address lines Al-A23 (A15 for short address systems), and the Sixteen Request line.

During a write operation, data is output from the processor on the 16 data lines. The least significant data byte is routed to the data lines of the least significant memory bank via the Do lines. The 2 to 1 multiplexer on the data input lines of the most significant bank is selected such that the most significant data byte, asserted by the processor on the DI lines, is routed to the data input lines of the most significant bank. The write strobe from the processor writes the data into both banks simultaneously. See Figure 3. (See Appendix II regarding the polarity of AO).

## FIGURE 3

6 BIT WRITE


The 16 bit read operation follows a converse path. Data to be input to the processor is routed from the memory array banks to buffer-latches $A$ and $C$ (Figure 4) and then to the data lines on the bus duxing the read strobe. Again the data from the most significant byte is routed via the DI bus, and data from the least significant byte via the $D O$ bus.

FIGURE
16 BIT READ


Byte Transfers

If the Sixteen Request line is not asserted, the memory reference is condueted as a single byte transfer.

Figure 5 shows the data path for an 8 bit write operation. Data is asserted by the processor on the Data Out Bus, where it is connected to the data input lines of all four memory banks the data input lines of the least significant bank are connected directly to the Do lines, and the data input lines of the most significant bank are connected to the DO lines through the 2 to 1 multiplexer controlled by the Sixteen Request line.

Figure 5
8 BIT WRITE


Two address bits are decoded to select which bank will be written into.

The 8 bit read operation is illustrated in Figure 6. Again, two address bits are decoded to enable one of the four banks. Only one of the buffers, $A$ or $B$, will be enabled, depending on the condition of an adress bit. The AO bit is used to select the least or most significant banks if 16 bit transfers are used. In this case, even and odd bytes are in different banks. If the A14 on A13 bits are used, each bank contains a contiguous block of bytes, both even and odd. This allows the board to be populated with memory chips, one bank at a tine. The selected buifer gates the correct byte onto the Data In Bus, where it is input by the processor.

FIGURE 6
Q EIT READ

Board Setup and Installation
2.1 SWl, Bank Enabling
2.2 SW2, Extended Addressing
2.3 Jumper Sumary
2.4 Jumper Reference and Definitions
2.5 Installing the board and Checkout

### 2.0 Board Setup

This section of the manual describes how to set the memory board up for operation in your system, how to install the board, and what to do if the board does not work propexly.
2.1 SWl SWl is used to enable the individual memory banks. Closing (shorting) a DTP switch in SWl enables one bank. A bank is turned off (no read or white operations) when its respective DIP switch is left open. A turned off bank is refreshed.
mgure 7


During 16 bit transfers, Banks 1 and 2 or Banks 3 and 4 are decoded simultaneously. Therefore the switches must be turned on as pairs: 1-2, 3-4. If only 8 bit transfexs are used, the bank decoding cixcuitry can be set by jumpers so that odd numbers of banks can be used. Table $I$ gives the byte and word addresses contained in each bank for the different jumper-selectable modes of operation of the RAM board. As an example of the use of this table, suppose that
you want to operate the board with 4115 type memory chips and you omly need additional 8 bit memory from 48 K to 56 K . First refer to the Jumper Section of this manual and configure the RAll board for the type of processor in your system and for $4 l l 5$ type memory. From Table $I$, you find under the heading " 41158 bit transfers only" that with jumper Jl 8 set to the $C$ position, bank 3 is decoded Erom 48k to 56K. Therefore, referming to Figure 7, you close SWl position 3 to enable bank 3. In this case, only Bank 3 needs memory chips. The other banks can be disabled by leaving the other switches in SWl open and other memory or memory-mapped boards can occupy the address spaces $0-48 \mathrm{~K}$ and $56 \mathrm{~K}-64 \mathrm{~K}$.

Table I

Byte and Word Locations

```
4116 8/16 bie transfers
    Banks 1, and 2: 0-32767 (32k) bytes or 0-16383 words.
    Banks 3 and 4: 32768 (32k)-65535 (64k) bytes of 16384-32767
    words.
    (Even bytes in banks 1 and 3).*
4 1 1 6 ~ 8 ~ b i t ~ t r a n s f e r s ~ o n l y ~
    Bank 1: 0-16383 (16k) bytes.
    Bank 2: 16384 (16k)-32767 (32k) bytes.
    Bank 3: 32768 (32k)-49151 (48k) bytes.
    Bank 4: 49152 (48k)-65535 (64k) bytes.
4115 8/16 bit transfers
    J1 8-B
    Banks 1 and 2: 0-16383 (16k) bytes or 0-8191 words.
    Banks 3 and 4: 16384 (16k)-32767 (32k) bytes or 8192-16383
    words.
    (Even bytes in banks l and 3).*
    J1 8-C
    Banks 1 and 2: 32768 (32k)-49151 (48k) bytes or 16384-34575
    words.
    Banks 3 and 4: 49152 (48k)-65535 (64k) bytes or 24576-32767
    words.
    (Even bytes in banks 1 and 3).*
4115 8 bit transfers only
```

J1 8-B
Bank 1: 0-8191 (8k) bytes.
Bank 2: 8192 ( 8 k )-16383 (16k) bytes.
Bank 3: 16384 (16k)-24575 (24k) bytes.
Bank 4: 24576 (24k)-32767 (32k) bytes.
J1 8-C
Bank 1: 32768 (32k)-40959 (40k) bytes.
Bank 2: 40960 ( $40 k$ )-49151 (48k) bytes.
Bank 3: 49152 ( $48 k$ )-57343 ( $56 k$ ) bytes.
Bank 4: 57344 ( $56 k$ ) -65535 ( 64 k ) bytes.
$\therefore$ See appendix II regarding the polarity of $A 0$.
2.2 Sid While SW1 is used to enable the 8 or 16 K banks in a 64 K memory space, SW2 is used to enable the operation of the RAM board in one of 256 possible 64 K memory segments. This provides a total address range of 16 megabytes. The four $R A M$ banks are decoded in the same 64 K segment. In systems using only 16 address lines ( 64 K space), SW2 is disabled by setting jumper $j 19$ to the A position. In systems using the extended 24 bit address bus, SW2 is enabled by setting J19 to B. The eight DIP switohes in SW2 are set to the starting binary address of the desired 64 k segnent.
figure a


For example, the second 64 K segment, $65 \mathrm{~K}-128 \mathrm{~K}$, would have a starting binary address of 00000001 . Therefore switch position 1 would be opened and the other seven positions would be closed.

Ti' FIGURE 9


### 2.3 Jumper Summary

There are twenty jumper axeas on the 64 K RAM board. They are used to set up the board for different processors and processor speeds, and co select the method of memory organization and addressing. Each jumper axea consists of from 1 to 4 boxes. Each box contains a group of plated-through holes spaced $0.1^{\text {11 }}$ apart. Figure 9 shows the board location of the boxes. To configure a jumper area, one connection per box is made between adjacent plated-through holes. The connection is either made by a printed circuit trace on the solder side of the board or by a shunt that slides onto 0.040 inch square posts that are soldered into the plated-through holes. To change a comection made by a printed cixcuit trace, the trace must be cut between the plated-through holes. All of the possible connections within a jumper area are given letter names and are called "jumper positionsn" The letter names run $A B C .$. from left to right or from top to bottom depending upon the orientation of the jumper. As an example, Figure 10 shows two of the jumpers on the board.

Flgure' io


The $J l$ jumper area is composed of a single box with three plated-through holes. There are two possible shunt positions. The position between holes $A$ and $B$ is maned JI:A-B. The position between holes $B$ and $C$ is mamed Jl:B-C. The Jlo jumper area is composed of two boxes containing a total of eight plated-through holes. The two possible shunt positions per box are marked with dotted lines in the Figure. The position between the top pair of holes is named J10-A. The position between the bottom pair is amed J10-D.

Table II sumarizes how to set the jumpers for some common combinations of processors and operating modes. Appendix III of this mamal will extend Table II by including additional types of processor boards.

| CPU* | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| J1 | $A-B$ | A-B | B-C | A-B | A-B | A-B |
| J2 | $A-B$ | $A-B$ | B-C | $B-C$ | B-C | B to grd |
| J3 | Not Used | Not Used | Not Used | Not Used | Not Used | Not Used |
| J4 | Not Used | Not Used | Not Used | Not Used | Not Used | Not Used |
| J5 | A-B | A-B | B-C | $A-B$ | B-C | A-B |
| J6 | B-C | B-C | A-B | B-C | A-B | $A-B$ |
| 57 | B-C | B-C | B-C | B-C | B-C | B-C |
| J8 | A | A | E | A | C | C |
| 39 | D | D | D | A | D | D |
| J10 Top | A | A | A | B: | B | A |
| Jl0 Bottom | D | D | C | C | c | C |
| $J 11$ | A-B | A-B | A-B | A-B | A-B | B-C |
| J12 Top | A | B | B | A | A | A |
| J12 Bottom | C | E | F | c | c | D |
| J13 Top | B | B | B | B | B | A |
| $J 13$ | E | D | D | E | E | c |
| 113 | G | F | F | G | G | G |
| 313 Bottom | I | H | H | 1 | 1 | I |
| J14 | B-C | B-C | $A-B$ | B-C | $A-B$ | B-C |
| J15 | B-C | $\mathrm{B}-\mathrm{C}$ | $A-B$ | B-C | $A-B$ | B-C |
| $J 16$ | Open | Open | Open | Open | Open | Open |
| 517 | c | C | C | c | C | B |
| J18 | A | B | B | A | A | A |
| J19 | A | A | A | A | B | B |
| 320 | B | B | B | B | B | A |
| * CPU Type |  |  |  |  |  |  |
| 1 | InterSystems Z 80 Rev. $1.3,4 \mathrm{mHz}, 4116,64 \mathrm{k}, 8 \mathrm{bit}$. |  |  |  |  |  |
| 2 | InterSystems Z80 Rey. $1.3,4 \mathrm{mHz}, 4115-40,32 \mathrm{k}, 8 \mathrm{bit}$. |  |  |  |  |  |
| 3 | $8080,2 \mathrm{mHz} ., 4115-41,32 \mathrm{k}, 8 \mathrm{bit}$. |  |  |  |  |  |
| 4 | Intersystems Z80II, No Extended Addressing, INo Wait States, Partial Latch Mode, $4116,64 \mathrm{k}, 8$ bit. |  |  |  |  |  |
| 5 | InterSystems Z80II, Extended Addressing, Ml Wait State on CPU, Full Latch Mode, IEEE Mode, 4116, 64k, 8 bit. |  |  |  |  |  |
| 6 | InterSystems Z8000 or Z80II, IEEE Mode, 4116, $64 \mathrm{k}, 8 / 16$ bit. |  |  |  |  |  |

### 2.4 Jumper Reference and Definitions

If your system's configuration is not included in Table II or Appendix IIT, then you will have to set the jumpers individually. This section explains the function of each jumpex box and lists the options that can be selected by each jumper position. This section also includes a shore list of definitions of terms used to describe the jumper functions, and groups related jumper areas together under their functions. When configuring the RAM board for the following options, refer to the listed jumper areas:

## 4115/4116:

$4115-40 / 4115-41=$
8 bit only/8 and 16 bit operation: 312 , ..... $J 13$
Wait states: ..... J10, J17
Front Panel operations: ..... J20
Extended Addressing: ..... $J 19$

| Default Refresh: | A refresh cycle triggered by counters on the RAM board without regard to the type of processor cycle. |
| :---: | :---: |
| RAS Precharge Time: | The time between the end of a RAS pulse and the start of another. |
| External-Refresh Request Arbitration: | The decision that is made to service either an external or a refresh cycle request signal fixst. |
| PSYRTC: | An S-i00 control signal that indicates the staxt of a processor cycle. |
| SSXNREQ: | An $S-100$ status line. Driven low when a bus master requests a 16 bit data transfer. |
| SMEMR: | An $5-100$ status line. Indicates a memory read cycle. |
| sMl : | An S-100 status line. Indicates an instruction fetch cycle. |
| MWRITE: | An S-100 control signal that is used to strobe data into memory. |

Jumper Reference

J1: $\frac{A-0-0}{0-0}$ Jl selects the default refresh rate.

$$
\begin{aligned}
& \text { A-B Processor speed: } \\
& \text { } 2 \mathrm{mHz} \text {, default refresh every } 32 \text { us. } \\
& \quad 4 \mathrm{mHz} \text {, default refresh every } 16 \text { us. } \\
& \mathrm{B}-\mathrm{C} \text { Processor speed: } \\
& \\
& 2 \mathrm{mHz} \text {, default refresh every } 16 \text { us. } \\
& 4 \mathrm{mHz}, \text { default refresh every } 8 \text { us. }
\end{aligned}
$$

$J 2: \frac{A}{0-0-0}+2$
$J 2$ selects a signal (M1, shifted Ml, or grd) which is used to enable the start of a transparent refresh cycle during an External Clear pulse. This allows a transparent refresh cycle to occur immediately after the RAS precharge time of instruction fetch cycles. Shifted Ml is selected when MI would not stay high until the RAS precharge time.

A-B Shifted MI selected, noxmally used at $4 m \mathrm{~Hz}$ and with a CPU that does not latch the Ml status line.

B-C Ml selected, normally used at 2 mHz or with CPUs that latch the lil status line.

B-Gxd Disables transparent refresh.

J3-J4: J3 provides space for a resistor J4 provides space for a
 capacitor. The board is normally delivexed with 33 shorted and 34 open. The resistor and the capacitor are used to delay the clock into the refresh counter. The purpose of this delay is to prevent a default Refresh request signal from occurring at exactly the same time as an external cycle request. This could cause an arbitration exror. The RC delay is normally not needed because jumper 39 provides four different times for default requests to occur.

J5:


An external cycle during write can be started either at the beginning of the MWRITE pulse or earliex in the processoris write cycle during the pSYNC pulse. Staxting a write cycle during pSYNC allows the write cycle to end earlier and the next cycle to start earlier.
$A-B$ MWRITE does not start an external cycle. $314: B-C$ must be closed and J15:B-C may need to be closed.
$B-C$ MVRITE will staxt an external cycie. J14:A-B should be closed.

J6:


The $Z 80$ outputs $M 1$ status vexy early in its cycle. The boatd can perform an Ml lookahead trigger to provide more access time during tastruction fetch cycles.
$A-B$ Ml lookahead trigger disabled. The trigger will occur during PSYNC.
$B-C \quad M 1$ lookahead trigger enabled. The trigger will occur on the first clock transition of 92 after the $M 1$ status line goes active high. J10:A-B should be set so that $\bar{U} 3$ p6 goes low in the middie of the Z 80 's Tl state. The Mi lookahead trigger will only provide more access time if the kl status is not latched and is output considerably earlier than pSYNC.

$J 7$ is used to select one of two taps on the delay line. The selected tap detemines the length of the Stop Gycle signal. This detemines the minimum time when RAS is high, the RAS precharge time. Jl should normally be set to select the longest time. The
shoxtex time should be selected only if there is a possibility of another external cycle staxting before the current external cycle has ended. The worst case pattern for this to occur is a long cycle during write followed by an m lookahead trigger cycle. This condition should only occur at greater then 4 mHz operation. It can also be avoided by modifying the long cycle (see J10, 115), not using the Ml lookahead triggex, or adding wait states.
$A-B$ Short precharge. Use 4116-2.
B-C Long precharge.

J8:

$J 8$ is used to select when during the pSYNC pulse the external cycle should start. An external cycle cannot start until the address is stable on the $S-100$ bus and the user may desire not to start a cycle until the status is stable.

Shunt Position Cycle Start
A Rising edge of pSYNC.
B Positive STVAL duxing pSYNC.
C. Negative STVAL during pSYNC.

D Positive 02 during $p S Y N C$.
E. Negative 02 during pSYNC.

J9:


J9 selects a clock input for the refresh counters U1 and U2. A variety of clocks are prowided so that the counter will not change state and possibly request a default refresh cycle at exactly the same time as an external cycle request. If default refresh and extemal cycle request were to occur at the same time, an arbitration error could result. The refresh count is disabled during and after pSYNC by the shifted pSYNC signal. Ul0 p9. Therefore an arbitration error can only occur for an Mlokahead trigger or an unqualified pSYNC trigger (J8-A). Ul counts on the falling edge of the clock signal. Do not select opposite polarity of $\$ 2$ as is used to clock the Ml lookahead circuit. If J8-A is used, then select a clock whose falling edges do not coincide with the rising edge of pSYNG. Some processox boards do not output a 2 or 4 mHz l clock signal on $\mathrm{S}-100$ line 25 . Instead the line has been defined to be a status valid strobe that occurs once per cycle. Do not use the 1 or $\overline{01}$ taps if this is the case. Jumpers J3 and J4 can also be used to delay the selected clock signal.

Shunt Position Edge Used to Clock Ul
A Falling edge of 12 . B Falling edge of 01 (pSTVAL).
C Rising edge of $\phi 1$.
D Rising edge of $\$ 2$.

The upper half of $J 10$ is used to select the proper polarity of the 02 signal to clock U3 p3. This flip flop is used to create the half:


J10
Bottom half: Shifted MI signal. The Shifted M1 signal is used as an external trigger (see J6) and as an input to the refresh counters (see J2). When used with a 280 , J10 should be set so that Shifted M1 goes active high during the middle of the Tl state.

Position Selected
A U3p3 clocked by falling edge of 02. B U3p3 clocked by rising edge of $\$ 2$.

The lower half of JlO is used to select the proper polarity of the $\phi 2$ signal to clock Ulo pll. The fiip flop is used to create the Lengthened pSYNC signal. The Lengthened pSYNC signal goes active at the start of pSYNC and stays active until the selected edge of $\$ 2$ after pSYNC. Lengthened pSYNC is used for three operations:
(1) During a write cycle, RAS must stay low for a minimum of 70 ns after the start of the write strobe for 200 ns memory chips and 85 as for 250 ns chips. Some processors output the write strobe very late in their cycles, and if the memory board's cycle is started during pSYNC, then the write strobe can be missed by RAS. The Lengthened pSYNC signal is used to lengthen RAS so that it overlaps write.

FIGURE II

(2) If a default refresh request wins an arbitxation, then the processor must be placed in a wait state until the external cycle cam be serviced. This method will fail if the wait request from the arbitration circuitry occurs too late in the
cycle to produce a wait state. This is prevented by gating off the refresh count during the Lengthened pSYNC pulse.
(3) The Lengthened pSYNC pulse is gated through 024 to request 2 wait state during conditions selected by Jl7.

C Lengthened pSYNC goes inactive on the first rising edge of 02 after pSYNC.

D Lengthened pSYNC goes inactive on the fixst falling edge of 02 after pSYNC.

11: Jll selects whether an external triggex signal can clock 03 pll to create an External Cycle Request when the Board Select signal is off.

A-B Board Select not used to enable External Cycle Request. Dse if address is stable before status.

B-C An External Cycle trigger will not cause an External Cycle Request unless the Board Select signal is high. Onlymemory read or write cycles to emabled memory banks will generate a memory cycle.

J12: $\quad 312$ positions $A$ and $B$ select the $S-100$ address that is output to pin 10 of all RAMs during CAS.

A $8 / 16$ bit mode or 8 bit mode with 4116 type memory, Al 3 selected.


B 8 bit mode with 4115 type memory, A0 selected
$J 12$ positions $C, D, E$ and $F$ select the $S-100$ address or the logic level that is output to pin 5 of all RAMs during CAS.

C 8 bit mode, 4116 , A0 selected.
D $8 / 16$ bit mode, 4116, Al 4 selected.
E 8 or $8 / 16$ bit mode, $4115-40,+5 V$ selected, Gxd output.
F 8 or $8 / 16$ bit mode, $4115-41$, Grd selected, +5 y output.

J13: J13 selects status and address signals that are used to decode which RAM banks will be selected.

A sSXNREQ used. RAM banks selected as pairs when sSXNPEQ is active low.


J14:
J14 selects whether an external cycle trigger will be generated for every pSXNG or during pSYNC AND sMEMR. See J5.


A-B pSYNC AND MEMR produces trigger.
B-C pSXNC produces trigger.

J15:
Ji5 selects whether a long cycle will be enabled during sMEMR. The long cycle is used so that during a $4 \mathrm{mHz} \mathrm{S}-100$
 write cycle, the menory board's cycle can be started during pSYNC and ended sooner than a memory cycle that was started during the liwRITE pulse. This provides more time for the next cycle. See Jlo (Lower half).
$A-B$ No long cycles.
B-C Long cycles during sMEMR.

J16: J16 is used to disable the S-100 Error line input. If this line is not driven, bus crosstalk can cause the memory board to be disabled at the wrong time.


J16 0pen Error not used.
Jl6 Closed Error used.

J17: J17 enables the wait state generator.


A Wait state on any board cycle.
B Wait state during Ml cycles.
C No wait states.

318: J18 selects signals that are used to enable the RAM banks.
J13-H shunted 4115 mode.
J18-A Don't use.
J18-B Board selected for $A 15=0$.
JI8-C Board selected for Al5=1.
J13-I shunted 4116 mode.
J18-A Board always selected. Use if board is triggered before status is valid.

J18-B Don't use.
J18-C Board selected when status is correct. The $S-100$ status must be valid before the board is triggered.

J19: J19 selects whether the output of the extended address comparator, U22, is gated into the board select signal.

A The board decodes a 64 K address space.
B The board decodes a 16 Mbyt address space.

J20 selects the signals that axe used to decode a front panel deposit.

A Deposit $=$ XRDY AND MWRITE.
B Deposit $=$ DBIN AND MWRITE.

### 2.5 Installing the Board and Checkout

Once you have selected the board address and set the jumpers, you can install the board in your system. With the system power off, insert the board into the S-100 bus, taking care not to skew the card fingers with respect to the edge connector (it is possible with some card edge connector sockets to skew the board such that the gold fingers on the board seat between the brushes of the socket). Turn on the system power and rum a memory test program such as TSTMEM, which is supplied with all InterSystems Disk. Operating Systems, over the address space covered by the new memory board. Your memory board has been extensively tested and burned in before shipment from the InterSystems plant, and should work the first time. If you do have trouble, however, here axe some pointers: Power down the system. Check the following:
(1) Is the board seated in the edge connector properly?
(2) Has one of the chips on the board been jarred loose in shipping?
(3) Are the jumpers set properly. If your CPU was not listed and you guessed at this, try another position.
(4) Try adding a wait state. Is the board the right speed for your system? If the jumpers are set improperly, the board may appear to need a wait state.
(5) How's your power supply? Check the +8 volt line on the bus (pins 1 and 51). If it's less than 7.5 volts, this could be the probiem.
(6) Is one of your old boards genexating bus line 58? This line, now the IEEE line indicating a 16 bit data transfer request, may have been assigned a special function by a manufacturer of pre-IEEE s-100 boards.

If none of the above solve your problem, or if you need any assistance whatsoever, give us a call at (607) 257-0190. If you desire to debug the board yourself, try the following:
(1) Assume that only one memory chip is bad. Run a memory test program. The program should indicate the address and bad bit(s) of any byte or word that fails the test. Refer to Section 2.1 and Table $I$ of this manual to locate the memory chip that corresponds to an address given by the memory test progran.
(2) Rock a suspected chip in its socket. Check for bent pins. Try the memory test program again.
(3) Replace a suspected chip. Be careful to orient the new chip correctly. Try the memory test program again.
(4) If a substituted chip also tests bad, if many different chips are indicated as being bad, or if the menoxy cest program won ${ }^{\text {it }}$ even run with the RAM board in the system, then it is likely that there is either a mistake in the jumpering or cixcuitry of the RAM boatd.

Read the technical section of this manual, recheck the jumpering, and if necessary follow the steps in the 3.11 Repaix Section.Technical Refexence Section
3.1 Memory Oxganization
Write Data Paths
Read Data PathsRAS Decoding
3.2 Board Selection
3.3 Block Diagram
3.4 Refresh Gycle
3.5 External ..... Cycle
3.6 External-Refresh Request Arbitration
3.7 Delay Line Timing Circuitry
RAS Enable
Refresh EnableRefresh ActiveD1
Row Enable
External Cycle
D2
CAS
D3-D4
D5
Stop Cycle
External Clear
3.8 Wait State Generator
3.9 Conflict Resolver Circuit
3.10 Front Panel Deposit
3.11 Repaix
3.12 Timing Diagrams

## 3. 0 Technical Refexence

Chis section describes the operation and repair of the cixcuitry of the [ntersystems 64 k RAM board. It is intended for maintenance persomnel rather than the general user and contains no user information not available alsewhere in the manual.

### 3.1 Memory Organization

The memory data paths are shown in Figure ll. These paths can be switched on and off to configure the RAM board for 8 bit, 16 bit, read or write operations.

FIGUE 12
3/I6 BIT MEMORY ORGANIZATION


Write
Data
Paths:

The SXNREQ status line controls the 2:l data multiplexers 018 and U19. Duriag an eight bit transfer, SXNREQ is bigh and the Data Out, DO, bus is gated to all four banks. During sxiteen bit transfers, the Data Out bus is gated to banks 1 and 3. For both 8 and 16 bit writes, only a bank receiving a RAS pulse will be written into. The latch-buffers $\mathrm{U} 20, \mathrm{U} 30$, and U 31 are off during a write。

| ad | During 16 bit reads, the $A$ and $C$ buffer-latches |
| :---: | :---: |
| Da | simultaneously while the B buffer is never enabied. During |
| Paths: | reads, the polarity of the address bit (ab) selects between the $A$ and B buffer-latches. Each buffer-latch is connected to two banks. Only the bank to be read receives a RAS pulse. The othex bank remains tristated. (See Appendix II regarding the polarity of AO). |

FIGURE 13
(br) $\overline{\operatorname{sSXTREQ}}(a b) \bar{A} \bar{B} \bar{C}$

| 1 | 0 | $X$ | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 | 1 |
| 0 | $X$ | $X$ | 1 | 1 | 1 |

$X=$ Don't Care.
RAS The RAS Decoding is the same for read and write operations. Decoding: During 8 bit transfers, RAS is gated to one bank. During 16 bit transfers, RAS is gated to a pair of banks: 1 and 2 , or 3 and 4 . Both types of decoding, 1 of 4 or 2 of 4 , are done simultaneously and then Ul5, a 2 to 1 multiplexer, selects which decoding method to use depending upon the polarity of the sSXNREQ status line, A positive output from 015 selects the NAND gate(s) in $U 14$ that will turn on when the delay line circuitry generates a RAS Enable signal. Duxing a Refresh cycle, all four banks requixe a RAS pulse. When the Refresh Eable signal goes active high, the Ul5 outputs are all set high, selecting all four gates in 014.


During 16 bit transfers, 015 pl is high and the $B$ inputs of the multiplexer are selected. If $X$ is low, then RAS 1 and 2 are enabled. If $X$ is high, RAS 3 and 4 are selected. For example, if 4115 memory chips are being used, $\mathrm{X}=\mathrm{A} 14$ and banks 1 and 2 will be the low order banks spanning $0-16 \mathrm{~K}$ bytes and $32-48 \mathrm{~K}$ bytes. The Board Select signal will contain the Al5 bit information and will determine which range to use.

During 8 bit transfers, $U 15 \mathrm{pl}$ is 10 w and the A inputs of the multiplexer are selected. The A inputs are driven by U28, a 1 of 4 decoder, through switches in SWl. If a switch in SWl is open, the respective bank is never enabled in 8 bit mode. In 4115 mode, neither Al5 on $\overline{\text { Al5 }}$ is used to enable U28 (bit Z). this maps the selected bank into the top or bottom haif of a 64 K memory segment. The $X$ and $Y$ address bits are decoded to select which bank will be enabled.
$\left.\begin{array}{cccc}\text { Address Bit } & \text { Signal at SWl } & \text { Bank } \\ \mathrm{XY} Z & 1123 & 4 & \text { Selected } \\ --1 & 1 & 1 & 1 \\ \hline 0 & 0 & 1 & \text { None } \\ 010 & 1 & 0 & 1\end{array}\right)$

For example, in $8 / 16$ bit mode, $X=A 0$. (See Appendix $I X$ regarding the polarity of $A O$ ). This maps bytes with odd addresses into banks 1 and 2, and banks with even addresses into banks 3 and 4.

### 3.2 Board Selection

The board is selected (U25 p8 high) when a bank that is enabled by SWl is decoded by U28 and the following signals are in the specified states:

| Signal Name | S100 非 | Condition |
| :---: | :---: | :---: |
| sOUT | 45 | 0 |
| sINP | 46 | 0 |
| sHLTA | 48 | 0 |
| SINTA | 96 | 0 |
| PHANTOM | 67 | 1 |
| ERROR | 98 | 1 if J16 closed |
| Extended Address |  |  |
| Comparator | U22p19 | 0 if J19 $A-B$ closed |

The Board Select signal is used to enable wait state requests, the write strobe into the memory array, and $\overline{S T X T N}$, the sixteen acknowledge signal. When jumper Jll:B-C is closed, the External Trigger Request signal is also enabled by Board Select.

### 3.3 Block Diagram



Each memory cell must be refreshed at least once every 2 msec. This is accomplished by performing a RAS-only refresh cycle on each of the 32 memoxy chips simultaneously. During a refresh cycle, the output of a 7 bit refresh-address counter is multiplexed onto the RAM chips' addxess limes by U13. Then a $1 / 4 \mathrm{sec}$ RAS pulse is gated to each RAM chip. The refresh counter is incremented after each refresh.

A refresh cycle can be started in two ways. In transparent refresh, a refresh cycle is started after each external cycle when the Ml (instruction fetch) status line is high. In default refresh, a counter composed of Ul and U2 times out 16 usec after the last refresh cycle and starts a refresh cycle. The counter is cleared by any refresh cycle so that while instruction fetch cycles are being executed, the default mode never occurs.

It is possible for a default refresh cycle to conflict with an external cycle request. For this reason, arbitration circuitxy has been included on the board. During and for a short time after the pSYNC pulse, the arbitration can fail because of the ready set up time requirements of the processor. For this reason, the counter composed of Ul and U 2 is disabled by gate 48 p3 for this time period.

TGURE 16


### 3.5 External Cycie

Before starting an external read or write cycle, the memory board requires a stable address on the $5-100$ bus. In order to maximize the memory access time, the memory board's cycle should be started soon after the address becomes stable. However, the address lines stabilize at different times for different processors. Therefore, to optimize memory access times for different processor types, several jumpers are provided for the user to select the best trigger points. A list of the different trigger points and their associated jumpers follows. Refer to the Jumper Section for a detailed explanation of the jumper functions.

| M1 Lookahead trigger | $\mathrm{J6}, \mathrm{J10}$ |
| :--- | :--- |
| Front Panel Deposit trigger | J 20. |
| MWRITE trigger | $\mathrm{J5}$ |
| pSYNCH trigger | $\mathrm{J8}, \mathrm{J14}$ |

The triggers can be generated by a CPU, DMA device, or a front panel. The various txiggex signals are latched by a flip flop to produce the External Cycle Request sigmal on p9 of U3.

### 3.6 External-Refresh Request Arbirration

The External Cycle Request signal and the onboard generated Refresh Cycle Request signal are input into a gated set-reset lock-out circuit composed of two sections of IC U4. This circuit acts as an axbitxator that allows only ome of the cycle request signals to pass through to the delay line timing circuitry. The eanliest cycle request signal will win the arbitration. The arbitration circuit will remain locked in that state until a stop cycle signal clears it. If the External Cycle Request signal wins an arbitration, the External Lock signal is set low and the next refresh cycle is delayed. If the Refresh Cycle Request signal wins an arbitration, the Refresh Lock signal is set low and the external cycle is delayed while the refresh occurs. The $S-100$ bus master is placed into a wait state until it can be serviced.

FIGUPE 17


The $\overline{\text { Stop }} \overline{\text { Cycle }}, \overline{\text { Ref }} \overline{\text { Lock }}$, and Ext $\overline{\text { Lock }}$ signals are normally high and Ref. Req and Ext Req are mormally low. When one of the Req signals goes active high, the corresponding Lock signal goes low. This prevents the other Lock signal from going low.
he $\overline{R E f} \overline{\text { Lock }}$ and $\overline{\text { Ext }} \overline{\text { Lock }}$ outputs of the arbitration circuit are ORed ogether and imput to the delay line, U6 pl. The delay line has five utputs at $35,60,150,175,235 \mathrm{~ns}$. The delayed leading edge of the input ignal is used to generate the $\overline{\text { Stop }}$ cycle signal which gates off the rbitration circuit. This allows the delay line to define the negative edge if its input pulse. Thus a positive pulse with a well-defined length ppears at each delay line tap shifted in time by the delay at each tap. These pulses, identified by the tap number, and the $\overline{\text { Ref } \overline{\text { Lock }} \text { and Ext Lock }}$ iignals, are gated together to produce the control signals for the RAM irray.

FIGURE 18


The control signals functions and generation are presented in the following list, in chronological order:

$$
\text { RAS Enable }=\overline{\text { Ext }} \overline{\text { Lock }}+\text { Row Enable }
$$

During an extemal cycle, RAS Enable goes active high one Schottky gate delay after arbitration. During a refresh cycle, RAS Enable goes active three Schotky gate delays plus a 35 as delay after arbicration. The additional time during refresh is used to establish a stable refresh address. The RAS Enable signal is used to eable the 74500 gates that drive the RAS signal.

$$
\text { Refresh Enable }=\overline{\text { Ref }} \overline{\text { Loch }}+\overline{\text { D2.Ref Cycle }}
$$

During a refresh cycle the Refresh Duable signal goes active high one Schottky gate delay after arbitration. Th stays active until after RAS goes inactive. The Refresh Enable signal drives all of the RAS select lines active high through 015 and causes the address multiplexers in 013 to output the refresh address.

$$
\text { Refresh Active }=\overline{\text { Ref Lock }}+\overline{\text { DU Ref Cycle }}
$$

Refresh Active identifies when a refresh cycle is active. lt goes active high one LS gate delay after arbitration and goes low as the Stop Cycle signal to the axbitration flip flop ends. If the Ext Lock signal goes active low while che Refresh Active signal is active high, then the $Q$ output of flop flop UlB will be set active high. This will place the current bus master into a wait state if the memory board is selected. The wait state will last until the external cycle is serviced.

D1
Dl is a positive pulse at the first tap of the delay line. It is delayed 35 ns from tine Input. Dl is inverted to produce Row Enable. Dl is also used to clock flip flop V 7 . U7 produces two status signals, Ext Cycle and Ref Cycle, which indicate the current cycle type.

$$
\text { Row Enable }=\overline{\mathrm{D} 1}
$$

Row Enable is used to drive the address multiplexers in 0l3. Row Enable is normally held high. When it goes low the colum address is nultiplexed into the memory array unless the Refresh Enable signal is active high. The Refresh Enable input overrides the state of the Row Enable signal.

$$
\text { Ext Cycle }=\overline{\text { Ref Cycle }}
$$

These status signals latch the condition of the arbitration flip flop at the beginning of the DI pulse.

D2
D2 is a positive pulse at the second tap of the delay line. It is delayed 60 as from the input. Duxing an External Cycle, D2 is used to generate the CAS pulse and control the data latches U20, U30 and U31. The latches store data at the end of the D2 pulse. During a Refresh Cycle, D2 is used to keep the Refresh Enable signal active until the RAS goes inactive.
$\overline{\mathrm{CAS}}=\overline{\mathrm{D}} 4 . \mathrm{Ext}$ Cycle: Column Address Strobe
e column address is strobed into the memory chips on the falling edge of ie $\overline{C A S}$ pulse. $\overline{C A S}$ is gated off during a Refresh Cycle. U26, a 74LS75, is itched during CAS. This prevents noise on the bus from propagating through le memory board circuitry.

D3-D4
ie D3 or D4 tap is selected by jumper. Both axe positive pulses that axe Iayed by 150 ms and 175 ns respectively from the input. The selected ignal defines the length of the Stop Cycle signal which clears the cbitration flip flop.

D5
he D5 tap is a positive pulse that is delayed 235 ns from the input. A elay line timing cycle can be either a long cycle or a short cycle. Only on-menory read cycles can be long cycles. During a short cycle, the D5 ignal defines the start of the Stop Cycle signal.

FGURE IS


$$
\text { Stop Cycle }=\text { D4.D5. Long Cycle }
$$

The Stop Cycle signal is used to clear the arbitxation flip flop, to set the Refresh Request active high aftex an external cycle during an S-i00 M zycle, and to set the Refresh Request low after a refresh cycle. During a short cycle, Long Cycle is always high. Stop Cycle goes active low as soon as D4 and D5 go high. This clears the arbitxation flip flop and the delay line input then goes low. After the 44 delay time, the 04 signal goes low
and this drives Stop Cycle high. The arbitration flip flop is now released and a new cycle can start. The Stop cycle pulse width provides the minimum RAS precharge time needed by the memory chips.

A Long cycle is created during a non-sMEMR external cycle if Jl5:B-C is closed. The Shifted pSYNC signal goes active high at the start of pSYNC and stays high until the rising or falling (Jlo) edge of $\phi 2$. Long Cycle goes active low while Shifted pSYNC is high and holds off the start of Stop cycle. Once Stop cycle goes active low it is temminated in the nomal maner and has the same pulse width as a short cycle. The long cycle is used to extend the $\overline{R A S}$ and $\overline{C A S}$ pulse widths so that they overlap the processor write strobe. This feature is only used when write cycles axe triggered during pSYNC and not when cycles are triggered by the MWRTTE sigaal.
$\overline{\text { External Clear }}=\overline{\text { Stop Cycle. External Cycle }}$
Extermal Clear is used to clear the External Request filp flops and the wait request flip flop. Ul0 p4. It is also inverted and used to set the Refresh Request line to active high during an lll cycle. This causes a refresh cycle to follow every instruction fetch cycle. This produces the feature known as Transparent Refresh.

### 3.8 Wait State Generator

The onboard wait state generator can be jumpered to generate one wait state per instruction fetch (M) or for every read or write board cycle. The generator is only enabled when the board is selected.

FIGURE 20


The flip flop Ulo is used to assure that the RDX line will remain low during a11 of BS2. J10 should be jumpered so that U10 is clocked at the end of BS2 so that two wait states are not generated. Jl? is jumpered to enable the desired type of wait state.

### 3.9 Conflict Resolvex Circuit

The conflict resolver circuit is used to prevent erors when extexnal and default refresh cycles occur simultameously. $x f$ an external cycle request occurs during a refresh cycle (Refresh Active signal high), 011 p6 goes low, clearing the Ulo flip flop, and Ul0 p6 goes active bigh. If the RAM board is selected, the RDY line goes low placing the bus master in a wait state.

FIGURE $2:$


The bus master remains in the wait state while the refresh cyole is completed and the delayed extexnal cycle is serviced. As the extexnal cycle is texmainted by Extemal Clear, the $\quad 10$ flip flop is set, driving its $Q$ output low, removing the wait request. Jlo is clocked by Refresh Active so that after power-up the flip flop will be clocked to the correct state.

This method will work as long as the RDY signal goes active early enough to place the processor or DMA controller into a wait state. If the External Cycle Request goes active after the RDY line is sampled and while the board is executing a refresh cycle, the external cycle will be delayed and an error can occur either during the present or the next external cycle. To prevent this from occurxing, the count to a default refresh is gated off during and for a time aftex pSYRC by 08 p 3 and the long cycle feature allows the board to be jumpered so that a write cycle can start during pSYive instead of being triggered by MWRITE -MWRITE usually goes active aftex the EDY line is sampled. As an example, Figure 22 shows a write cycle being delayed because a refresh cycle had been triggered in the middle of the BSl state. Note that in this case, the delay could be eliminated by clocining Ul on the edge of 02 that corresponds to the beginning of BSl. Note also that because the RAM board can be jumpered so that it executes external cycles when it is not selected (J11:A-B), a delayed and deselected external cycle can prevent the proper triggering of the next selected external cycle. A solution can be to change the trigger times, jumper Jll:B-C, change the clock input to Ul, or to add a wait state.

PGURE 22


### 3.10 Front Panel Deposit

A front panel deposit normally consists of a read-write-read operation so that the user can see the contents of a menory location before and after the deposit. The first read is accomplished by latching the data from the previous cycle with U20, U30 and U31. The write operation requires special trigger circuitry on the fal board because most front panels do not emulate processor write cycles. They often do not, for example, generate pSYNC
during a deposit. The second read operation also requires special cixcuitry to make the RAM board generate a read cycle after the MWRITE deposit pulse. The write-read cycles are generated and sequenced by the circuitry in Figure 23.

FIGURE 23


With J20:B shunted, U7 p 9 nomally stays high because the flip flop is set whenever DBIN is low. An MHRITE pulse due to a processor cycles does not clear the flip flop because DBIN remains low and the set imput overxides the clear input. During a front panel deposit, however, DEIN stays high while MWRITE is active. This condition clears the flip flop and 47 p9 goes low. At the next refresh cycle, 08 p6 goes low. This sets the External Cycle request line active low and an External Cycie starts as soon as the refresh cycle is over. If MWRTTE is still high, the External cycle will be a write cycle. One write cycle will occur for each refresh cycle during the MWRITE pulse. After the MWRITE pulse goes low, the $U 7 p 9 Q$ output will remain active low until it is clocked high by one additional external cycle that is triggered after a refresh cycle. Since MNRITE is low, this last external cycle is a read cycle.

The actual deposit is a read-writewrite...write-read sequence. This method assumes that DEIN stays high during the deposit and that the deposit MNRITE pulse is long compaxed to the default refresh rate ( 8 or 16 sec ). It will. work with Altaix A, IMSAI, Cromenco, and IntexSystems front panels. For DMA and other front panels, the $J 20: B-A$ position is provided to decode a front panel deposit as MWRITE,XRDY. also, if the DMA front panel emulates a processor's cycle, the RAil board's nomal trigger circuitry should trigger a write cycle.

The following is a suggested sequence to follow to repair the board.
(1) If possible, use a memory test program to locate a bad memory chip or bad connection in the array. The memory test program should indicate the address and bad bit(s) of any byte or wotd that fails the test. The chip that is so indicated should be rocked in its socket and examined for bent-undex pins. If necessaxy, the suspected chip should be replaced with another chip. If the replacenent chip fails the memory test, use an oscilloscope to compare the pins of the suspected chip with another chip in the same bank. All of the signals and voltage levels should be the same except for the data in and out pins.

Refer to the board addressing section of this manual to locate the chip that corresponds to the address given by the memory test. The right-most chip in each bank is the least sigmificant bit. The left-most chip is the most significant bit.
(2) If a memory test canoot be run, or if it reports errors in many chips, then it is likely that there is a timing ercor in the board. First check out simple things like the alignment of the memory board in the S-100 connector, the power supply voltages, the jumper and switch settings, and the integrated cixcuits for proper type, orientation, and bent-under pins.
(3) Try ading a wait state by closing jumpex Jl7:A. Data access time from a trigger, using $t R A C=200 \mathrm{~ns}$ memory, is approximately 250 ns . . If the menory board will only work with the wait state, then either the jumpers that select the trigger timing are set improperly or the processor board does not allow enough access time.
(4) With the computer in Stop mode, use an oscilloscope to check che refresh operation. There should be a $1 / 4$ microsecond negative going RAS pulse every 16 microseconds on pin 4 of all of the memory chips. Pin 15, CAS, should be high. The refresh address count transitions should be apparent on each address line. The address transitions should occur approximately 30 ns before and after the RAS pulses.

If there are no RAS pulses, first check the counters Ul and U2. Thexe should be a positive pulse, Refresh Request, of approximately 300 as every 16 microseconds at $U 2$ pll. Since there shoulda't be any external cycle requests while the compurer is stopped, the Refresh Request signal will immediately win an arbitxation. Therefore, the Ref Lock signal, U4 p8, should go low soon after Refresh Request goes high.

FIGURE 24


If none of these pulses are present, check to see if the stop Cycle signal is being generated at U 5 p 8 . The following tests require an InterSystems front panel.
(5) Close the Contimuous NOP switch on the front panel. Trigger your oscilloscope on the positive edge of pSYNC. With all positions of SWl closed, and using Transparent Refresh, 8-bit operation, you should see:

FIGURE 25


Check for address signals that are between 0.8 V and 2.7 V (shorted TTL drivers) or that never change ( 3242 outputs shorted to a power or grd bus).

There axe two types of $\overline{R A S}$ pulses displayed. The longer 290 ns pulse is due to an external read cycle and fickers because an external cycle $\overline{\text { RAS }}$ is only gated to a decoded RAM bank. The shorter 250 ns $\overline{\text { RAS }}$ pulse is due to a Transparent Refresh cycle and doesn't flickex because it is gated to all banks.

If the external $\overline{R A S}$ pulse does not appear, see if U 3 p 9 , Extemal Request, is high. If not, check the external trigger, $\mathbf{U 3}$ pll. The external trigger waveform depends upon the jumpering nsed. If the M1 lookakead trigger is used ( $J 6: B-C$ ), then the external trigger signal should go high at the middle of Tl and stay high for 2 or 2.5 clock periods. If $J 6: A-B$ is made, then the external trigger should look like
 (JB:B,C,D,E). Make sure that the external trigger signal has only one rising edge per pSYMC pulse.

If the refresh $\overline{\mathrm{RAS}}$ pulse does not appear, check pins 6 and 7 of U2. They should both be high after the external RAS pulse during an instruction fetch cycle. This condition sets the output of 02 , Refresh Request, high. As soon as the Stop Cycle signal returns to high, the Refresh Request signal wins the arbitration and a refresh cycle starts.

The data access time for an instruction fetch cycle can also be checked while the processor is continuously NoPing. Connect the vertical input of an oscilloscope to pin 14, Data Out, of any RAM chip. The output data pin can be seen to be floating until approximately 175 ns after the falling edge of the external RAS pulse. Then the output data will stabilize to either a 1 or 0 level. By comparing the start of valid data to the DBIN strobe, the data set-up time available to the processor can be measured.
(6)

If all of the timing appears to be correct, but the menory still doesn't work, the boaxd select, bank decoding and data lines should be checked.

Examine a memory location in a selected bank. The Boaxd Select signal at U 25 p 8 should be high. Try to deposit various patterns into the memory. A front parel deposit causes the memory board to generate a write cycle after each refresh cycle during the MWRITE deposit pulse. The last write cycle is followed by a read cycle that latches the data that has just been written into RAM onto the output data latches. Either transparent or default refresh will occur during a front panel write.

Use the front panel Continuous Deposit function to produce a stable display on an oscilloscope.

FIGURE 26


Observe Data-fn, pin 2, on a Rall chip in the selected bank. As the appropriate front panel data switch is raised or lowered, pin 2 (Data-In) should go to the same value duxing the last CAS pulse, and the value of pin 14 during CAS should be latched onto the bus by a 74LS373. If the correct data is on the PAM chip's pin 14 , but is mot on the bus, check the three latch enable lines.
(7) Check the arbitration circuitry by disabiing the transparent refresh (connect J2:B to ground). Run the following program starting at zero? $\mathrm{C} 3,00,00$. The $\mathrm{S}-100$ RDY line (72) should occasionally go low, indicating that an arbitration is taking place. The number of arbitrations depends upon the type and speed of the processor. Noter that the average time between arbitrations is greatex tham the refresh rate because some refresh cycles don't conflict with the external cycles.
(8) The RAM board axbitrates between refresh and external cycies. It does not axbitrate between extexnal cycles. If the Extexnal Cleax signal is active low due to the last cycle when a new cycle produces an External Trigger, then an exror will occur. Check that 43 pi3 is never low during a valid rising edge at $U 3$ pll. There are two worst cases that should be checked.

Check the case of a long write cycle ( $J 15: B-C$ ) followed by an $M$ cycle.

Check whether a deselected external cycle that has been delayed by a default request arbitration can prevent a proper trigger. See Section 3.9 .

### 3.12 Timing Diagrams


5.0 Parts List and Replacement

| Memory | 4115 or $4116 *$ | Q1 | 79L05 |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q2 | 7812 |  |
| Ul | 74LS93 | Q3 | 7805 |  |
| U2 | 74 LS 90 |  |  |  |
| U3 | 74LS74 | UR1 | 33-39 ohm, | Resistor DIP |
| U4 | 74510 | UR2 | 33-39 ohm, | Resistor DIP |
| U5 | 74510 | UR3 | 4700 ohm, | Resistor SIP |
| U6 | Delay Line | UR4 | 4700 ohm, | Resistor SIP |
| U7 | 74is74** |  |  |  |
| U8 | 74 LSO 0 | C2 | 1 uF dipped | tantalum, 25 y |
| U9 | 74 LS 00 | C4 | 10 uF dipped | tantalum, 10 v |
| U10 | 74 LS 74 | c5 | 10 uF dipped | tantalum, 20y |
| U11 | $74 \mathrm{LS00}$ | C6 | 10 uF dipped | tantalum, 10 v |
| 012 | 74 LS 240 | C9 | 10 uF dipped | tantaium, 25v |
| U13 | 3242 | C 12 | 10 uF dippe | tantalum, 25v |
| U14 | $74 \mathrm{S00}$ ( |  |  |  |
| 015 | 74LS158 | Other capacitors 0.1 uF, 25 v bypass. |  |  |
| 016 | 74LS00 |  |  |  |
| U17 | 74LS20 |  |  |  |
| 018 | 74 LS 157 |  |  |  |
| U1. 9 | 74 LS 157 |  |  |  |
| U20 | 74 LS 373 |  |  |  |
| U21 | 74LS 10 |  |  |  |
| U22 | 25LS2521 |  |  |  |
| U23 | 74 LS 240 |  |  |  |
| U24 | 7403 |  |  |  |
| U25 | 74LS08 |  |  |  |
| U26 | 74LS75 |  |  |  |
| U27 | 74 LS 260 |  |  |  |
| U28 | 74 LS 139 |  |  |  |
| U29 | 74 LS 244 |  |  |  |
| U30 | $74 \mathrm{LS373}$ |  |  |  |
| U31 | 74LS373 |  |  |  |

$* \quad$ Trac $=200 \mathrm{~ns}$.
** Selected Part 26 ns . setup for pin 2,
15 ns. propagation delay from clock pin 3.

Appendicies
6.1 Warranty
6.2 AO Polarity

## ITHACA TRTERSYSTEMS LIPTTED WARRANTY

All equipment manufactured by ITHACA INTERSYSTEMS shall be guaranteed against defects in materials and morkmanship for a period of minety (90) days from date of delivery to the Buyer by the Seller, and the Seller agrees to repair or replace, at its sole optiong any part which proves to be defective and attributable to any defect in materials or workmanship.

```
EXCEPT FOR THE WARRANTIES THAT THE GOCDS ARE MADE IN A
WORKMANLIEE MANNER AND IT ACCORDANCE IITH THE
SPECIPICATIONS SUPPLIED, SELLER FARES NO WARRANTY
EXPRESS OR IMPLIED, AND ANY IMPLIED WRPRANTY OF
MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE
WEICH EXCEEDS THE FOREGOING WARRANTTY IS HEREBY
DISCLAIMED BY SELLER AND EXCLUDED EROR ANY AGREERENT,
```

Buyer expressly waives its rights to any consequential damages loss or expense arising in connection with the use of or the inability to use its goods for any purpose whatsoever.
wo warranty shall be applicable to any danages arising out of any act of the Buyer, his employees, agents, patrons or other persons.

In the event that a unit proves to be defective and after authorization by Seller, the defective part and/or unit, as authorized, must be securely packaged and returned Freight Prepaid by the Buyer to ITHACA INTERSYSTEMS for repair. Upon receipt of the unit, ITFACA INTPRSYSTBMS will repair or replace, at its sole option, the defective part or product ana return such part/product Freight Prepaid to the Buyer.

The remedies set forth herein are exclusive and the liability of seller to any contract or sale or anything done in connection therewith, whether in contract, in tort, under any warranty, or otherwise, shall not, ercept as expressly provided hereing exceed the price of the equipment or part on Which said liability is based.

This trarranty is given solely to the original Buyer. No employee or representative of Seller is authorized to change this warranty in any vay or grant any other guaranty or warranty.

The current IEEE specification concerning which polarity of the AO line selects which byte within an addressed word may change in the near fucure, and hence an unlabelled jumper has been included on the board which will change the polarity of the $A 0$ line.

The jumper is located between ICs $\mathbb{U} 26$ and $U 27$. See Figure 28 , To make the change, cut the PC trace on the soldex side of the board that goes from pin 15 of U26 to the upper plated-through hole of the jumper, then solder a short piece of wire to the upper and lower plated-through holes.

Figure 28


Note that the A0 specification is only important in systems that mix 8-bit and 16 -bit transfers. This modification should only be made when $A 0$ is selected (Jl3:C). Otherwise, while the board will still work, the bank ordering in Table $I$ will be incorrect.



