



ORDER OF SWITCHES ON FRONT PANEL
 EXAMINE DEPOSIT RESET RUN STEP DN
 EX-NEXT DE-NEXT CLR STOP STEP OFF



FRONT CONTROL PANEL

THIS IS NOT AN ORIGINAL SCHEMATIC. I HIGHLY RECOMMEND AN ORIGINAL REPRINT OF THE MANUAL FROM WWW.IMSAI.NET THIS DOCUMENT IS ONLY INTENDED TO ASSIST IN REPAIRS AND IS NOT AN OFFICIAL IMSAI DOCUMENT.
 THE SCHEMATIC AND OPERATION NOTES WERE CREATED IN THE SPIRIT OF THOSE COMPUTER PIONEERS THAT WERE REQUIRED TO HAVE KNOWLEDGE OF ELECTRONICS AND DID MODIFICATIONS AND DOCUMENTATION IN THEIR OWN GROUPS. THIS DOCUMENT IS NOT MEANT TO DILUTE HISTORY, INSTEAD TO KEEP THESE MACHINES AND THE LEGACY VERY MUCH ALIVE DATE OF REDRAW: JULY 8, 2020



NOTE 1: FORCES DIRECTION OF DATA BUS DRIVERS ON MPU TO "LOOK" THE OTHER WAY" WHILE DATA FROM THE CPU IS IMPOSED.
 A "0" FROM SSW DSB, DIRECTION FORCED TO PREVENT BUS CONTENTION WHILE NOT IN RUN MODE (RUN=0)
 A "1" FROM ANY OF THE FOLLOWING WILL FORCE DATA TO S-100 BUS DEPOSIT TO RAM, DIRECTION FORCED TO ROUTE DATA SWITCHES TO RAM EXEC NDP, DIRECTION FORCED TO PREVENT BUS CONTENTION EXEC JUMP, DIRECTION FORCED TO PREVENT BUS CONTENTION

- R1 - 270KΩ W
- R2,6,7,10,11,13-15,60 - 1KΩ W
- R3-5,8,9,12 - 47KΩ W
- R16-59, 7, 62, 60 W
- C16, 26, 7, 10, 22 - 0.1μF
- C4, 8 - 0.01μF
- C9, 10 - 33μF
- CRI - 1N914
- U1,3,4,6,7 - 7405
- U2 - DATA HEADER SOCKET
- U5 - 8212
- U8,15 - 74LS04
- U9 - 7410
- U11 - 7410
- U12 - 7410
- U13,16 - 7402
- U14,25 - 7402
- U15,5 - 7427
- U17,20,23 - 74123
- U18,19,22 - 74107
- U21 - 7430
- U24 - 8197

NOT USED
 1/4 2
 1/4 2