VB3A 80 CHARACTER VIDEO INTERFACE S-100 BUS

INSTRUCTION AND REFERENCE MANUAL

SSM MICROCOMPUTER PRODUCTS, INC. 2190 Paragon Drive San Jose, California 95131

Telephone: (408) 946-7400 TWX: 910-338-2077 TELEX: 171171

DDD: (408) 946-3644 (110 Baud)

Written by Malcolm T. Wright Edited by Dan Fischler Illustrated by Judith Sisko

© 1981 SSM MICROCOMPUTER PRODUCTS, INC. All Rights Reserved

Part No. MN0031 October 1981

TABLE OF CONTENTS

1.0 INTRODUCTION

2.0 SETTING UP YOUR VB3A

- 2.1 External Sync Polarity
- 2.2 Video Amplitude
- 2.3 EPROM Setup
- 2.4 Address Strobe Options
- 2.5 MWRITE Option
- 2.6 Keyboard Addressing
- 2.7 Memory Addressing
- 2.8 CRT Controller Addressing
- 2.9 Character Size (Dot Width)
- 2.10 Bank Select
- 2.11 Keyboard Connector
- 2.12 Video Output Connector
- 2.13 Standard Hardware Configuration

3.0 PRELIMINARY CHECKOUT

3.1 Video Test

4.0 HARDWARE INFORMATION

- 4.1 CRT Controller Registers
- 4.2 User Defined Character Set
- 4.3 New Line Lengths
- 4.4 Interlaced vs. Non-Interlaced Video
- 4.5 Composite Video vs. Separate Video
- 4.6 Character Matrix Combinations
- 4.7 Attribute Byte

5.0 SOFTWARE

- 5.1 CP/M Compatible Driver Routine
- 5.2 Intelligent CRT Driver
- 5.3 VB3A Graphics Routine
- 5.4 Memory Test
- 5.5 Video Test

6.0 CIRCUIT DESCRIPTION

- 6.1 Display Memory Addressing
- 6.2 CRT Controller Addressing
- 6.3 Keyboard, Status, and Board Enable Addressing
- 6.4 Dot and Character Clock Generation
- 6.5 Internal Address Bus and the Mapper PROMs
- 6.6 Internal Data Bus
- 6.7 Character and Attribute Generation
- 6.8 Screen Blanking During Memory Access
- 6.9 Composite Video Generation
- 6.10 External Sync

7.0 WARRANIY

APPENDIX:

ASSEMBLY DRAWING
JUMPER DRAWING
SCHEMATIC (Insert)
VB3A PARTS LIST
SMC 5037 CRT VIDEO TIMER AND CONTROLLER DATA SHEET
SMC 8002 CRT VIDEO DISPLAY ATTRIBUTES CONTROLLER/VIDEO GENERATOR DATA SHEET

1.0 INTRODUCTION

The SSM VB3A memory mapped video display board provides a flexible video display system for S-100 bus computers.

A maximum of 4096 bytes of contiguous memory may be directly mapped to the screen as characters or graphics.

The display may be programmed for up to fifty 80-character lines (or 51 on European standard monitors) featuring upper and lower case letters with descenders. Optionally, the user may display 20, 32, 40, 64, 72, 96, and 132 characters per line using optional mapping PROMs available at extra cost from SSM.

The VB3A features a second RAM block in addition to the video RAM which contains "attribute" bytes to control the display of each individual character. These attributes allow any individual character to appear as a standard alphanumeric upper/lower case font or an alternate user-programmed font. (SSM includes one alternate character font with the VB3A. This is a 6 x 7 matrix character set for displaying the maximum number of text lines using the lowest number of raster lines possible.) In addition, the character may be displayed in normal or low intensity, reverse video (black on white), with an underscore or strike—through mark, blinking, blanked, or as a thin line or dot graphics.

CP/M and ASM are registered trademarks of Digital Research, P.O. Box 579, Pacific Grove, CA 93950.

⁸⁰⁸⁰ and 8085 are registered trademarks of Intel Corp., 3065 Bowers Avenue, Santa Clara, CA 95051.

Z-80 is a registered trademark of Zilog Inc., 10340 Bubb Road, Cupertino, CA 95014.

VB3A is a trademark of SSM Microcomputer Products, Inc., 2190 Paragon Drive, San Jose, CA 95131.

Mar Conge .

j.

2.0 SETTING UP YOUR VB3A

2.1 EXTERNAL SYNC POLARITY

If external sync **is not** being used, no jumpers should be installed on E10-E13. If external sync **is** being used, the switch settings depend on the polarity of the external sync signal.

	POSITIVE	NEGATIVE
Horizontal Sync	No jumper	ElO to Ell
Vertical Sync	No jumper	El2 to El3

For correct operation, the VB3A's vertical and horizontal rates must be set to a slightly higher frequency than the signal with which you are trying to synchronize. This can be done by selecting a smaller 'HCOUNT' (see Section 5.1, Register 0) to raise the vertical and horizontal rates proportionately.

2.2 VIDEO AMPLITUDE

The VB3A can be set to provide either a 1.25V or 4V peak-to-peak composite video signal at pin 3 of the video connector.

SIGNAL LEVEL			/
1.25V	E8	to	E9 🗸
4.0V	No	jur	nper

2.3 EPROM SETUP (2716 or 2732)

Wire-wrap headers allow the EPROM located at U28 to be either a 2716 (2K \times 8) or a 2732 (4K \times 8). The 2716 will allow 128 user-defined characters, while the 2732 will allow 256 characters. The EPROM type is selected as follows:

```
2716 . . . connect E2 and E3' 2732 . . . connect E3 and E4
```

2.4 ADDRESS STROBE OPTIONS

The address decoder IC for the on-board RAM is an 8131 (U25). This part can be set up to latch the address in addition to performing a simple compare function.

Standard 8080 or Z80 CPU

```
with IEEE 696 timing . . . . See NOTE in this section.

Z80 timing . . . . Connect E5 to E6 (not strobed).

8080 timing . . . . Connect E6 to E7 (strobed).
```

This strobe is generated by NANDing the \emptyset l clock (S-100 bus pin 25) and PSYNC (S-100 bus pin 76) and then applying this signal to the enable input

of U25. Both signals are true (logic 1) during a valid memory address, thereby generating a logic 0 enable signal from the output of U30 pin 3. Certain Z-80 CPU boards can use the strobed addressing option (8080 timing); the SSM CB2, for example, can be used in this mode. To determine whether your CPU can be used with the strobe option, check your CPU board manual to verify that the timing relationships between Ø1, PSYNC, and the address bus are correct.

The latching action will reduce the possibility of bus noise creating a valid address and blanking the screen when not desirable. A terminated S-100 motherboard or a terminator board (such as the SSM T1) is recommended in all cases to reduce noise and prevent floating signal lines in the computer.

NOTE: The new IEEE standard has created a new signal on that bus which replaces Øl (pin 25). It is called PSTVAL and is similar to PSYNC nanded with Øl. If your CPU generates PSTVAL, tie pin E6 on the VB3A to U30, pin l, with a jumper wire.

2.5 MWRITE OPTION

If you desire the capability to use the MWRITE signal (bus pin 68) to deposit into the on-board RAM (instead of PWR), install Rl9. If noise is present on this signal, install Cl6 to provide filtering. (The IEEE 696 standard recommends that MWRITE not be used as a memory write control signal. However, some older S-100 systems, especially those with front control panels, may require this.)

2.6 KEYBOARD ADDRESSING

Switch S3 is used to select the address of the keyboard status (KSTAT) and data port (KDATA) addresses.

The I/O ports may be set to any I/O port pair from 00 to FF (Hex). Additionally, either the status or the data port may be set to the first I/O port of the pair.

0 = Closed (ON)1 = Open (OFF)

		S3 S	WITCE 2	POSI	TION 4	5	6	7	8
KDATA PORT ADDRE	1	ADDR A7	ESS I	INE A5	M	A3	A2	Al	PR
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10			0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 1 1	0 0 0 0 1 1 1 0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0 1 0 1 0 1
E0 E1	•	1 1	1	1	0	0	0	0	0 /
FF		1	1	1	1	1	1	1	1

PR = Port Reverse Switch

NOTE: Software from SSM will use ports E0 and El for the keyboard status and data ports, respectively.

2.7 MEMORY ADDRESSING

The VB3A uses up to 8K of address space to hold information for its video display and attributes. This on-board RAM can be addressed to any 8K boundary and is determined by setting Switch S4 positions 1, 2, and 3 as follows:

0 = Closed (ON)1 = Open (OFF)

LOCATION	S4 S	WITCH POS 2	SITION 3
0000-1FFF 2000-3FFF 4000-5FFF 6000-7FFF 8000-9FFF A000-BFFF C000-DFFF	0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0
E000-FFFF	i	i	1

NOTE: Software obtained from SSM will use C000 thru DFFF for the video display and attribute memory.

2.8 CRT CONTROLLER ADDRESSING

The VB3A uses a software-programmable CRT controller chip to control the video display timing and format. Programming is accomplished through 16 I/O ports. This address can be set to any 16 port boundary and is determined by setting Switch S4 positions 4, 5, 6, and 7 as follows:

0 = Closed (ON) 1 = Open (OFF)

LOCATION	S4 4	SWITCH 5	POSITI 6	TON 7
00-0F	0	0	0	0
10-1F	0	0	0	1
20-2F	0	0	1	0
30-3F	0	- 0	1	1
40-4F	0	1	0	0
50-5F	0	1	0	1
60 – 6F	0	1	1	0
70-7F	0	1	1	1
80-8F	1	0	0	0
90-9F	1	0	0	1
AO-AF	1	0	1	0
BO-BF	1	0	1	1
CO-CF	1	1	0	0
DO-DF	1	1	0	1
EO-EF	1	1	1	0
FO-FF	1	1	1	1

NOTE: Software obtained from SSM will use ports DO-DF for addressing the CRT controller.

2.9 CHARACTER SIZE (DOT WIDTH)

A character is sent out from the VB3A as a series of white dots at a rate of 16 MHz. (This rate is set by the frequency of crystal Yl. The frequency may need to be changed for special applications, e.g., line lengths of other than 80 columns.) A counter is used on the VB3A to count the number of dots that will represent one character width, and it feeds this character width internally to the CRT controller (Ul, pin 12) to set up all video timing.

The number of dots per character horizontally is set by Switch S2. The following settings are possible:

0 = Closed (ON) 1 = Open (OFF)

DOTS/CHARACTER	S2 S	WITCH 2	POSI	TION 4
6	1	0	1	Ó
7	1	0	0	1
8	1	0	0	0
9	0	1	1	11
10	0	1	1	0
11	0	1	0	1
12	0	1	0	0

NOTE: Nine dots per character is the recommended character width when using the SMC 8002 (7x9) character set. When using the alternate character set contained in U28 (6x7), it is recommended that 8 or 9 dots per character be used.

2.10 BANK SELECT

The VB3A is set up for I/O bank selecting with the keyboard status and data ports on the VB3A used as a control port. Bank select gives the user the ability of (1) using multiple VB3As at the same memory location with the same address for the CRT I/O control ports, and, (2) running a 64K CP/M system where the VB3A becomes invisible to the S-100 bus when not in use, allowing full use of all 64K for user programs.

To activate the bank select feature, install IC Ul9 (74LS74). When Ul9 is installed, the **keyboard status port address** will have to be **written to** whenever you want to access the VB3A memory or control ports. You may output any data value to this port.

To deactivate the VB3A board, the **keyboard data port address** will have to be **written to.** Again, you may output any data value to this port.

For multiple VB3As occupying the same memory space, the keyboard port address for each VB3A must be different. The VB3As can all use the same software driver routine (1 routine), but before calling it you must activate the desired VB3A, and then deactivate it when the routine returns.

For a 64K RAM based computer system, the memory that the VB3A will overlay MUST be equipped with a Phantom Disable feature (bus pin 67). Also, the VB3A software driver and the scratch RAM used for stack operations cannot overlay the VB3A because it will disable its own program during video memory accesses.

If you are using the bank select feature in an interrupt driven system, be sure to disable the interrupts before using the VB3A output routine, and then enable the interrupts after turning off the VB3A with bank select. This prevents problems if the VB3A happens to be overlaying your interrupt handling routine.

2.11 KEYBOARD CONNECTOR

The keyboard is connected to the VB3A board using a 14 pin DIP socket. The pin assignments are as follows:

Pin l	Positive strobe	input	${\tt from}$	keyboard	(see	Note)
Pin 2	INT					
Pin 3	Data Bit 7					
Pin 4	Data Bit 5					
Pin 5	Data Bit 3			.63		
Pin 6	Data Bit 1		7			
Pin 7	Signal Ground		110			
Pin 8	Signal Ground	mi	V			
Pin 9	Data Bit 0	Ma				
Pin 10	Data Bit 2					
Pin ll	Data Bit 4					
Pin 12	Data Bit 6					
Pin 13	Not Used					
Pin 14	Not Used					

NOTE: The strobe pulse generated by the keyboard should have a minimum duration of 100 nanoseconds.


2.12 VIDEO OUTPUT CONNECTOR

The output connector is located in the upper left corner of the PC board. It has signals for composite video, parallel video, and sync input.

- Pin 3: Composite video output
 Impedance = 50 to 75 ohms at 1.25V
 Level = approx. 1.25V peak-to-peak with E8 jumpered to E9
 Level = approx. 4V peak-to-peak without E8 jumpered to E9
- Pin 7: Negative vertical drive output Impedance = 2.7K ohms Level = approximately 4.5V peak-to-peak
- Pin 9: Positive vertical drive output Impedance = 2.7K ohms Level = approximately 4.5V peak-to-peak

- Pin ll: Negative horizontal drive output Impedance = 2.7K ohms Level = approximately 4.5V peak-to-peak
- Pin 13: Positive horizontal drive output Impedance = 2.7K ohms Level = approximately 4.5V peak-to-peak
- Pin 15: Horizontal sync input Impedance = 2.7K ohms Level = +0.4V to +2.4V (+5V maximum)
- Pin 19: Vertical sync input Impedance = 2.7K ohms Level = +0.4V to +2.4V (+5V maximum)


All other pins are grounded.



Connector Pattern (top view)

The connector shell is provided with 10 crimp-type pins to allow signal and ground for the 5 main signals. The connector shell is keyed so that it cannot be placed on the header with the pins reversed.

The pins should be installed as follows:



2.13 STANDARD HARDWARE CONFIGURATION

The software supplied with this document assumes that the hardware has been configured as follows:

SWITCH	POSITION	SETTING	DESCRIPTION
S2 S2 S2 S2 S2	4 3 2 1	Open (1) Open (1) Open (1) Closed (0)	9 dots per character√
\$3 \$3 \$3 \$3 \$3 \$3 \$3 \$3 \$3	1 2 3 4 5 6 7 8	Open (1) Open (1) Open (1) Closed (0) Closed (0) Closed (0) Closed (0) Open (1)	KDATA is at El (Hex) KSTAT is at E0 (Hex)
S4 S4 S4	1 2 3	Open (1) Open (1) Closed (0)	Display memory starts at C000
S4 S4 S4 S4	4 5 6 7	Open (1) Open (1) Closed (0) Open (1)	CRT controller starts at D0 V

JUMPERS

E2 to E3 for 2716 EPROM in position U28. E5 to E6 or E6 to E7 depending on 8080 or Z-80 CPU timing. E8/E9 depending on composite video signal level required.

3.0 PRELIMINARY CHECKOUT

3.1 VIDEO TEST

After setting up your VB3A and making all necessary connections to your video monitor and keyboard (optional), it is recommended that you enter and execute the VIDEO TEST PROGRAM in Section 5.5.

If any problems are encountered, the following suggestions may be helpful:

[] Verify proper entry of the routine.

[] Be sure that your VB3A is configured as outlined in Section 2.13.

[] Verify the connection between the VB3A and your video monitor.

V ilou.

4.0 HARDWARE INFORMATION

Refer to the SMC 5037 data sheet in the APPENDIX for additional information. In the following sections, 'N' refers to the base I/O port address set by Switch S4 positions 4, 5, 6, and 7 (Section 4.7).

4.1 CRT CONTROLLER REGISTERS

The VB3A uses a CRT controller chip to control the video timing and display format. The chip contains 8 hardware registers that are programmed through the 16 I/O ports addressed by Switch 4 (Section 4.7). Registers 0 through 6 are write—only registers and are loaded through I/O ports N+O through N+6. Registers 7 and 8 can be loaded through ports N+12 and N+13 or read through ports N+9 and N+8 respectively. I/O ports N+10 and N+14 will reset or start the CRT controller. I/O port N+11 will cause register 6 to be incremented, scrolling the screen. I/O ports N+7 and N+15 are not presently used in the VB3A design.

Hardware Register 0 (I/O port N+0: Write Only)

This register contains the number of character times for one horizontal period of the TV raster scan.

The number of character times per horizontal scan (HCOUNT) is given by:

HCOUNT = DCLK/DOTC/SCANF/FRAMS 113

where DCLK is the dot clock in units of dots per second DOTC is the size of a character in dots per character SCANF is the number of scans per frame FRAMS is the frames per second in frames per second

The number that should be programmed into Register 0 is HCOUNT-1.

Some restrictions, resulting from hardware limitations, are imposed on the parameters.

The dot clock is limited by the quality of the monitor. If the dot clock is too fast, the characters will tend to blur together.

The number of dots per character should be around 8 to 10 for a nice looking display. A character size of 9 seems to give alphanumeric data their best appearance, while a size of 10 will work best for the wide graphics mode. A character size of 8 can be used if you are trying to squeeze more data onto the screen.

The number of scans-per-frame must be at least 513 for interlaced and 256 for non-interlaced modes. At most, they should not exceed about 540 for interlaced and 270 for non-interlaced unless you are using a high quality monitor or are on the European TV rates. In addition, the number of scans-per-frame must be odd for interlaced and even for non-interlaced modes.

The number of frames-per-second must be 30 (25 European) for interlaced and 60 (50 European) for non-interlaced modes. Other values will result in a waving effect on the screen.

Example: Assuming the following values:

DCLK = 16,000,000 dots/second

DOTC = 9 dot/character SCANF= 525 scan/frame FRAMS= 30 frames/second,

$$HCOUNT = \frac{16,000,000 \text{ dots}}{\text{second}} * \frac{\text{char}}{9 \text{ dots}} * \frac{\text{frame}}{525 \text{ scans}} * \frac{\text{second}}{30 \text{ frame}}$$

= 113 char/scan (rounded to the nearest integer)

The value programmed into Register 0 is HCOUNT-1 or 112.

Hardware Register 1 (I/O port N+1: Write Only)

This register contains 3 fields of information. The most significant bit (D7) is the interlace bit. D7 = 1 means interlaced and D7 = 0 means non-interlaced mode.

The next 4 bits (D6, D5, D4, and D3) determine the size of the horizontal sync pulse (HSP). A typical value of 8 will do nicely.

The last 3 bits (D2, D1, and D0) determine the time between the horizontal pulse (HBP) and the beginning of data. The value here is not critical and can be used to position the data horizontally on the screen.

NOTE: HCOUNT > HSP + HBP + number of characters per line

Hardware Register 2 (I/O port N+2: Write Only)

This register defines the number of scans per character (typically 13 for the SMC 8002 character set and 10 for the alternate character set contained in U28) and the number of characters per row (typically 80). Bit 6 thru 3 should contain the value SCANR-1 (where SCANR is the number of scans per row).

Bits 2 thru 0 contain a 3 bit code for the number of charactes per line. Using the standard 80-character mapper PROMs (U3 and U4), the value 5 should be programmed into this field. The code for other screen sizes are:

SIZE	CODE
20 32 40	0 1 2
64	3
72	4
80	5 √
96	6
132	7

NOTE: Mapper PROMs U3 and U4 are set for 80 columns in the standard VB3.

Hardware Register 3 (I/O port N+3: Write Only)

This register contains the skew bits and the number of data-rows-perframe. The VB3A board has been designed to require no skewing adjustments; therefore, the skew bits (D7 and D6) should be 0.

The 6 least significant bits (D5 thru D0) define the number of data-rows-per-frame. The register should contain NROWS-1, where NROWS is the number of data-rows-per-frame.

Hardware Register 4 (I/O port N+4: Write Only)

This register defines the number of scans-per-frame. In interlaced mode, the register should contain:

(SCANF - 513)/2

In non-interlaced mode, the register should contain:

(SCANF - 256)/2

Hardware Register 5 (I/O port N+5: Write Only)

This register contains the number of scan lines between the beginning of the vertical sync pulse and the start of the first data row (top margin). Increasing this value will position the data lower on the screen. The following formula has been used successfully to center the data on the display:

Vertical Scan Delay = (SCANF - NROWS * SCANR)/4 + C

where SCANF = the number of scans per frame

NROWS = the number of data rows

SCANR = the number of scans per data row

C = some constant that seems to work for your monitor
 (The value for C is approximately 8.)

Hardware Register 6 (I/O port N+6: Write Only)

This register contains the row address of the last row displayed on the screen. For example, if the display was set for 24 rows and this register contained a 15, then row 15 would be at the bottom of the screen and row 16 would be at the top of the screen. Rows 0 and 23 would be in the middle of the screen.

Hardware Register 7 (I/O port N+9: Write Only; N+12: Read Only)

This register contains the column address of the hardware cursor. It may be written through I/O port 12 or read through I/O port 9. A value of 0 will put the cursor on column 1.

Hardware Register 8 (I/O port N+8: Write Only; N+13: Read Only)

This register contains the row address of the hardware cursor. It may be written through I/O port 13 or read through I/O port 8. A value of 0 will put the cursor on row 1. The actual location of the cursor as seen on the screen will also depend on the contents of register 6, which determines where the selected row will physically be displayed.

4.2 USER-DEFINED CHARACTER SET

Using the attribute byte, the VB3A can be programmed to use a 2716/2732 EPROM (not supplied) as the character generator. Up to 256 user-defined characters are available using a 2732 EPROM (128 using a 2716). With the EPROMs, 16 bytes are used for each character. Each byte represents one scan of the character, with up to 16 scans per character. For each byte, bit 7 is shifted out first and will appear in the left-most part of the character. For example, to program the letter "E" to be displayed for the code of 045H, program the following at the indicated locations of the EPROM:

LOCATION		OUTPUT BYTE							
(in Hex)		7	6	5	4	3	2	1	0
450		0	0	0	0	0	0	0	0
451		0	ì	ĭ	ì	ĭ	ì	ĭ	ĭ
452		0	ī	0	ō	0	ō	ō	0
453		0	ī	Ö	0	0	0	Ō	Ö
454		0	1	0	0	0	0	0	0
45 5		0	1	1	1	1	0	0	0
456		0	1	0	0	0	0	0	0
457		0	1	0	0	0	0	0	0
458		0	1	0	0	0	0	0	0
459		0	1	1	1	1	1	1	1
45A		0	0	0	0	0	0	0	0
45 B		0	0	0	0	0	0	0	0
45C		0	0	0	0	0	0	0	0
45D		0	0	0	0	0	0	0	0
45E		0	0	0	0	0	0	0	0
45F		0	0	0	0	0	0	0	0

NOTE: In most cases, the VB3A is set to display an 8x13 or 9x13 matrix, so only 13 bytes out of 16 possible will be used for each character.

4.3 NEW LINE LENGTHS

If you have a requirement for a screen size other than 80 characters-perline (such as 64 or 132), contact SSM for the required optional mapper PROMs. These new optional mapper PROMs will replace U3 and U4.


4.4 INTERLACED VS. NON-INTERLACED VIDEO

First, what is interlace?

The video picture is created by hundreds of image lines drawn horizontally on the phosphor-coated face of the picture tube by an electron beam. If the intensity of the electron beam is varied during the image line for several lines, a shape (image) is created on the picture tube.

The ratio of vertical to horizontal timing rates sent in a composite video signal will determine the number of lines used vertically to display a picture.

- (a) If the ratio is even, every image (field) will be drawn over the top of the lines of the previous image. At U.S. TV rates, a new field will be started every 1/60 second and a complete frame (2 fields) will be generated every 1/30 second.
- (b) If the ratio is odd, a series of lines plus one fractional line will be drawn in one field. The second field will continue the fractional line along with the full length lines to fill out itself. If the fraction is 1/2 a line, then the two fields will interleave (interlace) every other line in the video display. To the observer, there are now twice as many lines in the video display during every complete frame than in the even ratio (a) case.



An odd number of lines is used in a standard TV sync signal, so every other line of an image is drawn in one field, and while it is fading out the second half (every other line) is drawn in the second field. Since the human eye will store an image for a short period of time, the two fields get integrated into one relatively smooth sequence of scenes for large images. Interlace is a way to double the number of visible lines (vertical resolution) in a video display.

What is the advantage of interlace?

Interlace will double the number of character lines available in the video display for word processing or graphic pictures. Let's look at an example of 12 scans per character.

No-Interlace 262 lines (ratio) (EVEN)

Character lines possible = $\frac{262}{12}$ = 21.88 lines maximum

However, vertical blanking uses some lines, so you will be lucky to get more than 20 character lines.

Interlaced 262.5 lines (ratio) (ODD)

Character lines possible = $\frac{262.5}{12}$ x 2 = 43.75 lines maximum

However, vertical blanking uses some lines, so you should be able to get about 40 character lines, or less.

What is the disadvantage to interlace?

Using interlace relies on the eye and the TV screen to hold an image long enough so that the mind doesn't realize that the image is being re—created every 1/30 second (one frame). For a large image (many lines), this works reasonably well. For words only 12 lines high (one character), with the eye focusing on a much smaller piece of the screen, the mind becomes more aware that 6 lines are changing between 6 lines (interlace). This interlace process has been called "jitter" or "twinkle" by some hobbyists. To reduce or eliminate this phenomenon, the picture tube must be made to hold a field longer (persistence) while the next is being drawn. Manufacturers of quality TV monitors make available a wide variety of phosphors for a picture tube, when requested. Normal TV tubes use a "P4" phosphor for viewing, which is too short a persistence for interlaced characters. It is recommended that a longer persistence phosphor be used for interlace.

PHOSPHOR	COLOR	BRIGHTNESS	PERSISTENCE
P40	white	medium	medium
P42	green	medium to high	medium
P39	green	low	long

If you don't want interlace, but you do want additional character lines in the text display, refer to Section 5.6.

4.5 COMPOSITE VIDEO vs. SEPARATE VIDEO

There are two basic types of TV monitors available on the market:

Type I: Monitor with a composite video input

Type II: Monitor with separate video & sync inputs

The Type I monitor uses a single incoming signal to present video image information and TV timing to its circuitry. The incoming signal (composite) has the horizontal and vertical timing, as pulses, mixed with the video image. The level of this signal is normally l volt (peak -to-peak) when terminated into a 75 ohm load. The Type I monitor assumes that the horizontal rate is approximately 15750 Hz (15625 Hz European) and the vertical rate is approximately 60 Hz (50 Hz European), so that the circuitry can detect these signals needed for correct synchronization. The Type I monitor will normally not accept a significant deviation from the standard TV rates without losing synchronization. The following scan lines are possible with a Type I monitor:

STANDARD	HORIZONTAL RATE	VERTICAL RATE	NON-INTERLACED LINES	INTERLACED LINES
U.S.	15750	6 0	~ 262	525
European	15625	50	~ 312	62 5

The Type II monitor uses two or three incoming signal lines to receive the required information. The video information is sent to the monitor separately from the TV timing signals. Therefore, the Type II monitor does not have to detect and separate the timing signals as does the Type I monitor, so it will usually accept a wider variation of the horizontal and vertical rates. If the vertical rate is held to the standard rate, but the horizontal rate is increased to more than the standard rate, more scan lines are added to the screen. More scan lines produce more text lines, at the ratio of one text line for every group of 12 additional scan lines from the VB3A. If the VB3A is used for only upper case characters, only 10 scan lines are needed per character. This increases the number of text lines by 16%. (NOTE: 10 scan lines will not work well for graphics, which needs a number divisible by 4).

In summary, a Type II monitor can be driven to higher rates (per the manufacturer) for more character lines, compared to more Type I monitors, giving the user more choices in using non-interlace or interlace displays.

4.6 CHARACTER MATRIX COMBINATIONS

The VB3A CRT controller port address is represented by two Hex digits, where the most significant Hex digit is set by Switch S4 (see Section 4.7), and the least significant Hex digit (P, used in the table below) describes a specific address where data is sent. To set up the described character matrix (like 80x16), different data bytes (70, 65, 5D, etc.) must be sent to each specific port address (P0, P1, P2, etc.) upon initialization of the VB3A.

For example, to set up a system for 80x24, U.S. standard, full interlace, when the beginning port address is D0, you will have to send 70 Hex to port D0, BC Hex to port D1, 6D to port D2, 17 Hex to port D3, 06 Hex to port D4, 29 Hex to port D5, 17 Hex to port D6, 00 Hex to port DC, and 17 Hex to port DD.

EXAMPLES:

U.S. = Horizontal (15750 Hz) Vertical (60 Hz) European = Horizontal (15625 Hz) Vertical (50 Hz)

NA = Not Applicable

CHARACTER	TV		'P' DIGITS									
MATRIX	RATE	INTERLACED	0	1	2	?	3	4	5 6	С	D	NOTES
80x16	U.S.	no	70	65	5D	0F	03	26	0F	00	0F	1,6,7
80x18	U.S.	no	70	65	5D	11	03	1C	11	00	11	1,6,7
80x20	European	no	71	65	5D	13	1C	25	13	00	13	1,6,7
80x23	European	no	71	65	5D	16	10	14	16	00	16	1,6,7
80x24	U.S.	no	70	69	4D	17	03	0C	17	00	17	1,2,6,8
80x24	U.S.	yes	70	BC	6D	17	06	29	17	00	17	1,6,8
80x32	U.S.	yes	70	D3	5D	1F	06	1E	1F	00	1F	1,5,8
80x33	U.S.	yes	70	BC	6 D	20	06	0F	20	00	20	1,5,9
80x36	U.S.	yes	70	D3	5D	23	06	16	23	00	23	1,5,9
80x40	European	yes	71	D3	5D	27	38	22	17	00	27	1,5,9
80x46	European	yes	71	D3	5D	2A	38	12	2A	00	2A	1,5,9
80x24	NA	no	5F	0C	5D	17	lA	0D	17	00	17	1,8,10
80x38	U.S.	yes	70	BC	5D	25	06	09	25	00	25	1,9,10
80x38	NA	yes	69	9 B	5D	25	17	10	25	00	25	1,9,10
80x48	NA	yes	69	9 B	5D	2F	4F	0E	2F	00	2F	1,9,10
80x50	NA	yes	70	E9	45	31	06	0C	31	00	31	1,2,9,10
64x16	NA .	no	6D	3C	6 B	0F	07	OF	OF	00	0F	1,3,6,7
132x28	NA	yes	Al	BC	6F	19	00	1F	19	00	19	1,3,4,5,9

NOTES:

- (1) Character size (width) is set for 9 dots/character (except where noted).
- (2) Requires use of alternate character EPROM (6x7 matrix) using a '01' attribute byte.
- (3) Need new mapper PROMs for U3 and U4. Contact factory.
- (4) Crystal Yl changed to 20 MHz for more band width. Character size set to 8 dots/character.
- (5) Requires P39 phosphor monitor.
- (6) P4 phosphor monitor.
- (7) 9" or larger monitor recommended.
- (8) 12" or larger monitor recommended.
- (9) 15" or larger monitor recommended.
- (10) Requires driven monitor (separate video and sync inputs).

4.7 ATTRIBUTE BYTE

For every character in the VB3A memory that is displayed, there is an attribute byte that controls how it will be displayed. The 8K is divided into two sections; the first 4K of memory is for characters, and the second 4K of memory is for attributes. The VB3A, when reading from memory, re-maps the memory into 16-bit words that combine each character and its associated attribute bytes.

Each attribute byte controls about 10 different ways its associated character can be displayed. The effect of each bit is as follows:

			D1	D0		
Bit	D0	Coded	0	0	=	Graphics (2x4 per character)
Bit	Dl	Coded	0	1	=	Alternate ROM (2716/2732)
			1	0	=	Thin-line graphics /
			1	1	=	Alpha (128 ASCII characters)

Bit D2 Invert video

Bit D3 Blank-out character

Bit D4 Underline character Bit D5 Flash character

Bit D6 Strike-thru character

Bit D7 Gray level

. (

The bits in the attribute byte can be used in any combination to meet the user's needs. Each attribute byte is 1000 Hex (4K) above the character it will affect.

Refer to the SMC 8002 Video Display-Controller Video Generator data sheets in the APPENDIX for a description of graphic and thin-line graphics.

		•
		· `}
		N.

7.0 WARRANTY


SSM Microcomputer Products, Inc. warrants its products to be free from defects in materials and/or workmanship for a period of ninety (90) days for kits and one (1) year for factory assembled boards. In the event of malfunction or other indication of failure attributable directly to faulty workmanship and/or material, then, upon return of the product (postage paid) to SSM at 2190 Paragon Drive, San Jose, California 95131, "Attention: Warranty Claims Department", SSM will, at its option, repair or replace the defective part or parts to restore said product to proper operating condition. All such repairs and/or replacements shall be rendered by SSM without charge for parts or labor when the product is returned within the specified period of the date of purchase. This warranty applies only to the original purchaser.

This warranty will not cover the failure of SSM products which at the discretion of SSM shall have resulted from accident, abuse, negligence, alteration, or misapplication of the product. While every effort has been made to provide clear and accurate technical information on the application of SSM products, SSM assumes no liability in any events which may arise from the use of said technical information.

This warranty is in lieu of all other warranties, expressed or implied, including warranties of mercantability and fitness for use. In no event will SSM be liable for incidental and consequential damages arising from or in any way connected with the use of its products. Some states do not allow the exclusion or limitation of incidental or consequential damages, so the above limitation or exclusion may not apply to you.

IMPORTANT: Proof of purchase is necessary for products returned for repair under warranty. Before returning any product, please call our Customer Service Department for a return authorization number.

©1981 SSM Microcomputer Products, Inc. All Rights Reserved



DRAWING JUMPER

©1981 SSM Microcomputer Products, Inc. All Rights Reserved

)

5.0 SOFTWARE

5.1 CP/M COMPATIBLE DRIVER ROUTINES

```
; VBIOS is a driver for the SSM VB3 video board. VBIOS contains
               only enough code to run CP/M and some CP/M programs. If a more
               ;intelligent driver is required then you should consider ICRT.
                       DEFINE SOME SYSTEM EQUATES.
E0000 =
               ROM
                       EOU
                               0E000H
                                                Beginning of ROMmable code
= 0000
               FALSE
                       EQU
                               0
                               NOT FALSE
FFFF =
               TRUE
                       EOU
                       DEFINE THE VB3 PARAMETERS
C000 =
                       EQU
                               OCOOOH ; Address of video memory
               VIDEO
1000 =
               OFFSET
                       EQU
                               01000H ; Relative offset to attribute field
00D0 =
               VTAC
                       EQU
                               ODOH
                                       ;I/O address of the CRT controller
               KSTAT
                               0E0H
                                        ; Keyboard Status/Board Enable Port
00E0 =
                       EOU
                                       ;Keyboard Data/Board Disable Port
00E1 =
               KDATA
                               0ElH
                       EOU
                                        :Number of Columns
0050 =
                               80
               NCOLS
                       EOU
                               24
                                        ; Number of Rows
               NROWS
0018 =
                       EQU
0000 =
               SKEW
                       EQU
                               0
020D =
               SCANF
                       EQU
                               525
                                       ;Scans per frame
000B =
               SCANR
                       EQU
                               11
                                        ;Scans per data row
                                       ; Character times in 1 horiz scan line
                               113
0071 =
               HCOUNT
                       EQU
FFFF =
               INTERL
                               TRUE
                                       ;Display is interlaced
                       EQU
                                       ;80 columns
0005 =
               CODE
                       EQU
                               5
0003 =
               NORMAL EQU
                               3
                                       ;Set alphanumeric mode
                       DEFINE SOME ASCII VALUES
= 8000
               BS
                       EQU
                               08H
= A000
               _{
m LF}
                       EQU
                               HA0
000D =
               CR
                       EQU
                               0DH
               ;
                       VIDEO DRIVER SUBROUTINES
               ;
                       ENTRIES POINTS ARE:
               ;
               ;
                               VBINIT - To init the hardware and software
               ;
                               VBIN - To get a keystroke from the keyboard
               ;
                               VBOUT - To output a character to the display
                               VBSTAT - To check the keyboard status
               ;
               ;
                       CALLING SEQUENCES:
               ;
```

;"VBIOS"; Rev 0; Written by Ben L Gee; Dec 9, 1979

:Modified by Dan Fischler on August 21, 1980

	;		CALL	VBINIT		•
	;;		CALL STA	VBIN KEYSTRO	KE	Result in Register A
	; ; ;		LDA MOV CALL	DATA C,A VBOUT		Output char in Reg. C
	; ; ;		CALL	VBSTAT		;Returns Reg. A=0 if ;No key is available, ;else Returns Register ;A=0FFH
E000 E000 C30CE0 E003 C345E0 E006 C34EE0 E009 C33CE0	;	ORG JMP JMP JMP JMP	ROM VBINIT VBIN VBOUT VBSTAT			
E00C D3E0 E00E 210000	VBINIT:		KSTAT		;Enable	the VB3 board
E011 CDDDE0 E014 CDE8E0		LXI CALL CALL	H,0 EEOS CURON		•	the screen e cursor on the screen
	; INITA	LIZE ALL	OF THE	CONTROL	REGISTER	S
E017 D3DE E019 D3DA		OUT OUT	VTAC+14 VTAC+10		;Reset	the VTAC
E01B 3E70 E01D D3D0		MVI OUT	A,HOOUN VTAC+0	T-1		
		IF MVI ENDIF	NOT INT A,03CH	ERL		
E01F 3EBC		IF MVI	INTERL A, OBCH			
E021 D3D1		ENDIF OUT	VTAC+1			
		IF MVI ENDIF	•	ERL R-1)*8+0	ODE	
E023 3E4D		IF MVI	INTERL A, (SCAN	R-2)*8+0	ODE	
E025 D3D2		ENDIF OUT	VTAC+2			
E027 3E17 E029 D3D3		MVI OUT	A,SKEW*(VTAC+3	64+NROWS	-1	
		IF	INTERL			

E02B	3E06		MVI ENDIF	A, (SCANF-513)/2	
			IF MVI	NOT INTERL A,(SCANF-256)/2	
E02D	D3D4		ENDIF OUT	VTAC+4	
E02F E031			MVI OUT	A, (SCANF-NROWS* VTAC+5	SCANR)/4+8 ;Try to center the data on ;the screen
E033 E035			MVI OUT	A,NROWS-1 VTAC+6	
E037 E039 E03B	D3E1		OUT OUT RET	VTAC+14 KDATA	;Start the timing chain ;Disable the VB3 board
E03C E03E E03F	2F	VBSTAT:	IN CMA ANI	KSTAT 1	;Check keyboard status
E041 E042 E044	3EFF		RZ MVI RET	A,OFFH	;Return a zero if no data is ;available ;Else return a OFFH
E04 5	CD3CE0	VBIN:	CALL	VBSTAT	;Return the next key from the ;keyboard
E048 E04B E04D			JZ IN RET	VBIN KDATA	;Wait until one is available ;Get it ;And return
E056	D5 C5 D3E0 CDF1E0 CD62E0 CD68E0 D3E1 C1	; VBOUT:	IS THE PUSH PUSH OUT CALL CALL CALL OUT POP POP	H D B KSTAT CUROFF PROCES CURON KDATA B	VER FOR THE VB3 BOARD ;First, save all registers ;And enable the VB3 board ;Then, turn off the cursor ;And process the character ;Now, turn the cursor back on, ;disable the VB3 board, ;and restore the registers
E060 E061	El		POP RET	D H	
E062 E063 E065 E066	E67F C8	; ON EN		HL = LOGICAL CUE A,C 7FH CR DOCR	RSOR ADDRESS AND REG C = DATA. ;Move the data to Register A ;Strip parity and set flags ;Skip nulls ;Check for control characters ;If match, then do control

```
:character
                       CPI
                                _{
m LF}
E06B FE0A
                                DOLF
E06D CA86E0
                       JΖ
E070 FE08
                       CPI
                                BS
E072 CABBEO
                       JΖ
                                DOBS
               ; MUST BE A DATA CHARACTER.
E075 E5
                       PUSH
                                                ;Save the logical cursor addr.
                               Η
                                                Get the physical cursor addr.
E076 CDFCE0
                       CALL
                                GETBA
                                                :Put the data there
E079 71
                       MOV
                                M,C
                                D,OFFSET
E07A 110010
                       LXI
                                                ; Compute the address of the
E07D 19
                       DAD
                                                governing attribute
                                                Get the logical cursor
E07E E1
                       POP
                                                ;address back
                                                :Move the cursor right
E07F CDD5E0
                       CALL
                                RIGHT
                                                ;Done if the cursor didn't
E082 C0
                       RNZ
                                                ;wrap around
               ; PUT THE CURSOR ON COLUMN 1 OF THE CURRENT LINE.
                                                ; Put the cursor on Col 1 of
E083 2E00
               DOCR:
                       MVI
                               L,0
                                                :the next line
                       RET
E085 C9
               ; PUT THE CURSOR ON THE NEXT LINE, BLANK THE LINE.
                                                ; Move the cursor down one line
                       CALL
                               DOWN
E086 CDC6E0
               DOLF:
                                                ;Save the cursor address
E089 E5
                       PUSH
                               H
                                                ; Put the cursor on column 1
                               L,0
E08A 2E00
                       MVI
                                                ; Erase to the end of the line
E08C CD91E0
                       CALL
                                EEOL
                                                :Restore the cursor address
E08F E1
                       POP
                                H
E090 C9
                       RET
                                                :Return to caller
               ; ERASE FROM THE CURSOR TO THE END OF THE CURRENT LINE.
E091 3E50
               EEOL:
                       MVI
                                A, NCOLS
E093 95
                       SUB
E094 47
                       MOV
                                B,A
E095 0E01
                       MVI
                                C,1
               ; ERASE THE SCREEN BEGINNING AT THE CURSOR POSITION.
               ; NUMBER OF CHARACTERS TO ERASE IS IN REG BC.
E097 E5
               ERASE: PUSH
                                Η
E098 E5
               ERASE1: PUSH
                                Н
E099 CDFCE0
                       CALL
                                GETBA
E09C 110010
                       LXI
                                D,OFFSET
E09F EB
                       XCHG
E0A0 19
                       DAD
EOAl EB
                       XCHG
E0A2 3E03
                       MVI
                                                ;Use the normal attribute
                                A, NORMAL
                                M, 1 1
E0A4 3620
               ERASE2: MVI
E0A6 12
                       STAX
                                D
E0A7 23
                       INX
                                Η
E0A8 13
                       INX
                                D
E0A9 05
                       DCR
                                В
EOAA C2A4EO
                       JNZ
                                ERASE2
EOAD E1
                       POP
                               Η
E0AE 2E00
                       MVI
                                L,0
```

```
DOWN
E0B0 CDC6E0
                        CALL
                                 B, NCOLS
E0B3 0650
                        MVI
E0B5 0D
                                 C
                        DCR
E0B6 C298E0
                                 ERASEl
                        JNZ
                                 H
EOB9 El
                        POP
EOBA C9
                        RET
                ; BACK THE CURSOR BY ONE POSITION.
EOBB CDCEEO
                        CALL
                                 LEFT
                DOBS:
                        RNZ
EOBE CO
                ; MOVE THE CURSOR UP.
EOBF 7C
                        MOV
                                 A,H
                UP:
E0C0 25
                        DCR
                                 Н
                                 Α
EOCl B7
                        ORA
E0C2 C0
                        RNZ
E0C3 2617
                                 H, NROWS-1
                        IVM
E0C5 C9
                        RET
                ; MOVE THE CURSOR DOWN.
E0C6 24
                DOWN:
                        INR
                                 Η
E0C7 3E18
                        MVI
                                 A, NROWS
                                 Н
E0C9 BC
                        CMP
EOCA CO
                        RNZ
E0CB 2600
                                 H_{\bullet}0
                        MVI
EOCD C9
                        RET
                ; MOVE THE CURSOR LEFT.
E0CE 7D
                LEFT:
                        MOV
                                 A,L
EOCF 2D
                        DCR
                                 L
                                 Α
E0D0 B7
                        ORA
EOD1 CO
                         RNZ
E0D2 2E4F
                         MVI
                                 L, NCOLS-1
E0D4 C9
                        RET
                ; MOVE THE CURSOR RIGHT.
E0D5 2C
                RIGHT:
                        INR
                                 \mathbf{L}
E0D6 3E50
                        MVI
                                 A, NCOLS
EOD8 BD
                         CMP
                                 L
E0D9 C0
                         RNZ
EODA 2E00
                         MVI
                                 L_{\bullet}0
EODC C9
                        RET
                ; ERASE FROM THE CURSOR POSITION TO THE END OF THE SCREEN.
E0DD 3E50
                EEOS:
                        MVI
                                 A, NCOLS
EODF 95
                         SUB
                                 L
E0E0 47
                         MOV
                                 B,A
E0El 3El8
                        MVI
                                 A, NROWS
E0E3 94
                         SUB
                                 H
E0E4 4F
                         MOV
                                 C,A
E0E5 C397E0
                        JMP
                                 ERASE
```

; TURN THE CURSOR ON.

```
; THE LOGICAL ADDRESS OF THE CURSOR MUST BE IN REG HL.
E0E8 7D
                CURON: MOV
                                A,L
E0E9 D3DC
                        OUT
                                VTAC+12
E0EB 7C
                        MOV
                                A,H
E0EC D3DD
                        OUT
                                VTAC+13
EOEE D3D6
                        OUT
                                VTAC+6
                                                 :Make sure the cursor is on
EOFO C9
                        RET
                                                 ; the bottom
                ; TURN THE CURSOR OFF.
                ; THE LOGICAL ADDRESS OF THE CURSOR IS RETURNED IN REG HL.
EOF1 DBD9
                CUROFF: IN
                                VTAC+9
                                                 :Read the column register
EOF3 6F
                        MOV
                                                 ;To Register L
                                L,A
E0F4 DBD8
                                VTAC+8
                                                ;Read the row register
                        IN
E0F6 67
                        MOV
                                                To Register H
                                H,A
EOF7 3EFF
                        MVI
                                A, OFFH
                                                :Move the cursor off the screen
E0F9 D3DC
                                VTAC+12
                        OUT
EOFB C9
                        RET
                ; CONVERT A LOGICAL ADDRESS TO A PHYSICAL ADDRESS.
                ; ON ENTRY, HL CONTAINS THE LOGICAL ADDRESS.
                ; ON EXIT, HL CONTAINS THE PHYSICAL ADDRESS.
                ; A LOGICAL ADDRESS IS IN THE FORM (ROW, COLUMN) WITH ROW IN
                ; REG H AND COLUMN IN REG L. ROW MUST BE IN THE RANGE OF 0
                ; TO NROWS-1 AND COLUMN MUST BE IN THE RANGE OF 0 TO NCOLS-1.
                ; A PHYSICAL ADDRESS IS THE ACTUAL MEMORY ADDRESS IN THE VIDEO
               ; MEMORY.
EOFC D5
               GETBA: PUSH
                                D
EOFD C5
                        PUSH
                                В
EOFE EB
                       XCHG
EOFF 14
                        INR
                                D
E100 21B0FF
                       LXI
                                H,-NCOLS
E103 015000
                       LXI
                                B, NCOLS
E106 09
               GETBA2: DAD
                                \mathbf{B}
E107 15
                       DCR
                                D
E108 C206E1
                       JNZ
                                GETBA2
E10B 19
                       DAD
                                D
E10C 1100C0
                                D, VIDEO
                       LXI
E10F 19
                       DAD
                                D
E110 C1
                       POP
                                В
Elll Dl
                       POP
                                D
El12 C9
                       RET
```

END

E113

5.2 INTELLIGENT CRT DRIVER

These notes describe the intelligent CRT software supplied with the VB3A board. The package contains 4 user-callable routines: VBINIT, VBIN, VBSTAT, and VBCUT. VBINIT is the initialization code and MUST be called BEFORE calls are made to the other routines. VBIN and VBSTAT are used to get keystrokes from the keyboard and to check the status of the keyboard (e.g., data available). VBOUT is the video driver for the VB3A board.

To pass a character to VBOUT, load it into the C register and call VBOUT. To pass a sequence of characters, VBOUT MUST be called once for each character.

The format type defines the sequence for each control. The three possible formats are:

FORMAT TYPE		FORMAT
a b c	==	ESC Pn F ESC Pn ; Pn F ESC Ps F

where ESC is the ASCII code 1BH

Pn is a numeric parameter

Ps is a variable number of selective parameters separated by semicolons

; is the ASCII code 3BH

F is one of the final characters from the table below

NOTE: Embedded blanks are discarded.

For example, to put the cursor at the last column and last row of an 80x24 screen, the following ASCII character sequence should be sent:

In the following table, the parameters shown in parentheses are defaults that will be taken when the actual parameters are omitted.

When no parameters are required, the entire sequence may be abbreviated to a single character (or byte) by adding 80H to the appropriate "final character". For example, to move the cursor backward one position, the single Hex byte OC4H could be sent (i.e., no ESC is necessary; the addition of the 080H to the "final character" indicates to VBOUT that the single character is an entire "ESCape sequence").

Abbreviations used in the following table: AL = Active Line (containing AP)

AP = Active Position (where the cursor is)

HT = Horizontal Tabulation

VT = Vertical Tabulation

DODAGE					
FORMAT TYPE	PARAMS(1)	FINAL CHA	ARACTER Hex	MNEMONIC	NAME OF FUNCTION
a	1	e e	40	ICH	Insert CHaracter
a	1	A	41	CUU	CUrsor Up
a	1	В	42	CUD	CUrsor Down
a	1	С	43	CUF	CUrsor Forward
a	1	D	44	CUB	CUrsor Backward
a	ī	E	45	CNL	Cursor Next Line
a	ī	F	46	CPL	Cursor Preceding Line
a	ī	G	47	CHA	Cursor Horizontal Absolute
b	1;1	H	48	CUP	CUrsor Position
a	1	Ī	49	CHT	Cursor Horizontal Tabulation
c	_	J	4 A	ED	Erase in Display
	0		-24.1		From AP to end (inclusive)
	i				From start to AP (inclusive)
	2				All of display
С	-	K	4 B	EL	Erase in Line
	0	IX.	40	<u> </u>	From AP to end (inclusive)
					From start to AP (inclusive)
	1 2				All of line
	1	τ.	4 C	${f IL}$	Insert Line
a	1 1	L M	4D		Delete Line
a		*.		DL	
a	1	P	50	DCH	Delete CHaracter
a	1	S	53	SU	Scroll Up
a	1	T	54	SD	Scroll Down
C		W	57	CTC	Cursor Tabulation Control
	0				Set HT stop at AP
	1 2 3 4 5				Set VT stop at AP
	2				Clear HT stop at AP
	3				Clear VT stop at AP
	4				Clear all HT stops in AL
					Clear all HT stops in device
	6				Clear all VT stops in device
a	1	Y	59	CVT	Cursor Vertical Tabulation
a	1	Z	5A	CBT	Cursor Backward Tabulation
a	1	Ĺ	5B	CVA	Cursor Vertical Absolute
С		m	മ	SGR	Select Graphic Rendition
	0				Primary Rendition
	2				Grey scale
	4				Underscore
	5			İ	Blink
	7				Reverse video
	8				Blank character
	9				Strike through
	10				Primary Font (8002)
	11				Thin graphic mode
	12				Secondary Font (2716/2732)
	13				Wide graphic mode

```
Modified by Dan Fischler for use with the CP/M
                ;
                        Assembler -- August 20, 1980
                ;
                        ICRT is a driver for the SSM VB3 video board.ICRT
                ;
                        will allow the VB3 to replace most any intelligent
                        crt terminal.
                ;
                        This software has been used successfully with UCSD
                ;
                        Pascal and MicroPro Wordstar.
                        DEFINE SOME SYSTEM EQUATES
                                                  ;Beginning of ROMmable
E400 =
                ROM
                        EQU
                                 0E400H
                                                  ;code
0000 =
                FALSE
                        EQU
FFFF =
                                 NOT FALSE
                TRUE
                        EOU
                        DEFINE THE VB3 PARAMETERS
C000 =
                                 0C000H
                                         ; Address of video memory
                VIDEO
                        EOU
                                         :Relative offset to attribute
1000 =
                OFFSET
                        EQU
                                 01000H
                                         ;field
00D0 =
                VTAC
                        EOU
                                 ODOH
                                         :I/O address of CRT Controller
00E0 =
                KSTAT
                        EOU
                                 0E0H
                                         ;Keyboard Status/Board Enable
                                 OElH
00E1 =
                KDATA
                        EOU
                                         ;Keyboard Data/Board Disable Port
0050 =
                                 80
                                         :Number of columns
                NCOLS
                        EOU
                                 24
0018 =
               NROWS
                        EQU
                                         :Number of rows
= 0000
                                 0
                SKEW
                        EOU
                                 525
020D =
               SCANF
                        EQU
                                         ;Scans per frame
000B =
                SCANR
                        EOU
                                11
                                         ;Scans per data row
0071 =
                                113
                                         ; Character times in 1 horiz scan
               HCOUNT
                        EOU
                                         :line
FFFF =
                INTERL
                        EQU
                                TRUE
                                         ;Dispay is interlaced
0005 =
                                 5
                CODE
                        EQU
                                         ;80 columns
0003 =
                                         ;Attribute for alphanumerics
               NORMAL
                        EQU
                                3
                                         :Attribute for reverse video
0004 =
               REVERS
                        EQU
                                 4
= 8000
               BLANK
                                8
                                         ;Attribute for blank video
                        EQU
                                16
0010 =
                                         :Attribute for underline
               UNDRLN
                        EOU
0020 =
                                32
                                         ;Attribute for blinking character
               BLINK
                        EQU
0040 =
               STRIKE
                                64
                                         ;Attribute for strike-thru
                        EQU
= 0800
               REDUCE
                                128
                                         ;Attribute for reduced intensity
                        EQU
0020 =
               MAXESC
                        EQU
                                32
                                         ;Max size of an escape sequence
                        DEFINE SOME ASCII VALUES
= 8000
               BS
                        EOU
                                H80
                                         ;Back space
0009 =
               HT
                        EQU
                                09H
                                         ;Horizontal Tab
= A000
               LF
                        EQU
                                0AH
                                         ;Line Feed
000B =
               \nabla T
                        EQU
                                0BH
                                         ;Vertical Tab
000D =
               CR
                        EOU
                                0DH
                                         ;Cursor Return
001B =
               ESC
                        EQU
                                1BH
                                         ;Escape Character
0040 =
               ICH
                        EQU
                                40H
                                         ;Insert Character
0041 =
               CUU
                        EQU
                                41H
                                         ;Cursor Up
0042 =
               CUD
                        EQU
                                42H
                                         ;Cursor Down
```

"ICRT"; Rev 0; Written by Ben L Gee; Dec 9, 1979

```
43H
                                        :Cursor Forward
0043 =
               CUF
                        EOU
                        EQU
                                44H
                                        ;Cursor Backward
0044 =
               CUB
                                45H
                                        ;Cursor Next Line
0045 =
               CNL
                        EQU
                                        ;Cursor Preceding Line
0046 =
                        EQU
                                46H
               CPL
                                        ;Cursor Horizontal Absolute
                                47H
                        EQU
0047 =
               CHA
0048 =
                                48H
                                        :Cursor Position
               CUP
                        EQU
                                49H
                                        ;Cursor Horizontal Tab
               CHT
                        EOU
0049 =
                        EQU
                                4AH
                                        ;Erase In Display
004A =
               FD
                                4BH
                                        ;Erase In Line
004B =
                EL
                        EQU
                                        :Insert Line
004C =
                IL
                        EQU
                                4CH
                                4DH
                                        ;Delete Line
004D =
               DL
                        EQU
                                     Scroll Up
               DCH
                        EOU
                                50H
                                        ;Delete Character
0050 =
                                53H
0053 =
               SU
                        EOU
                                54H
                        EQU
                                        ;Scroll Down
0054 =
               SD
                                57H
                                        ;Cursor Tab Control
               CTC
0057 =
                        EQU
                        EQU
                                59H
                                        ;Cursor Vertical Tab
0059 =
               CVT
                                5AH
                                        ;Cursor Backward Tab
               CBT
                        EQU
005A =
                                5BH
                                        ;Cursor Vertical Absolute
005B =
               CVA
                        EQU
006D =
               SGR
                        EQU
                                6DH
                                        ;Select Graphic Rendition
                       VIDEO DRIVER SUBROUTINES
                ;
                        ENTRIES POINTS ARE:
                ;
                            VBINIT - To initialize the hardware and
                ;
                                     software
                ;
                                   - To get a keystroke from the keyboard
                            VBIN
                            VBOUT - To output a character to the display
                            VBSTAT - To check the keyboard status
                       CALLING SEQUENCES:
                            CALL VBINIT
                ;
                            CALL VBIN
                            STA
                                  KEYSTROKE
                                                ;Result in Register A
                                  C, DATA
                            MVI
                                                 Output character in
                ;
                            MOV
                                  C,A
                                                ;Register C
                            CALL VBOUT
                ;
                ;
                            CALL VESTAT
                                                ;Returns Register A=0 if
               ;
                                                ;No keystroke is available
                                                ;Else, returns Register
               ;
                                                :A=OFFH
                ;
E400
                       ORG
                                ROM
E400 C30CE4
                       JMP
                                VBINIT
E403 C359E4
                       JMP
                                VBIN
E406 C362E4
                       JMP
                                VBOUT
E409 C350E4
                       JMP
                                VBSTAT
E40C D3E0
               VBINIT: OUT
                                                ; Enable the VB3 Board
                               KSTAT
```

E40E 3E03 E410 3280C7 E413 3E17 E415 3283C7	MVI STA MVI STA	A, NORMAL ATTRIB A, NROWS-1 LSTROW	;Set default attribute ;Initialize LASTROW
E418 AF E419 3284C7 E41C CDDEE6	XRA STA CALL	A MODE CTC5	;to NROWS-1. ;Not in Escape mode ;Clear all horizontal
E41F CDEBE6	CALL	CTC6	<pre>;tab stops ;Clear all vertical ;tab stops</pre>
E422 210000 E425 CD8AE8 E428 CD05E9	CALL CALL LXI	H,0 EEOS CURON	;Clear the screen ;Put the cursor on the ;screen
; INI	TALIZE ALI	L OF THE CONTROL	REGISTERS
E42B D3DE E42D D3DA	OUT	VTAC+14 VTAC+10	;Reset the VTAC
E42F 3E70 E431 D3D0	MVI OUT	A,HCOUNT-1 VTAC+0	
	IF MVI ENDIF	NOT INTERL A,03CH	
E433 3EBC	IF MVI	INTERL A,0BCH	
E435 D3D1	ENDIF OUT	VTAC+1	
	IF MVI ENDIF	NOT INTERL A,(SCANR-1)*8+0	OODE
E437 3E4D	IF MVI	INTERL A,(SCANR-2)*8+0	ODE
E439 D3D2	ENDIF OUT	VTAC+2	
E43B 3E17 E43D D3D3	MVI OUT	A, SKEW*64+NROWS VTAC+3	5-1
E43F 3E06	IF MVI ENDIF IF	INTERL A,(SCANF-513)/2 NOT INTERL	2
	MVI ENDIF	A, (SCANF-256)/2	2
E441 D3D4	OUT	VTAC+4	
E443 3E49 E445 D3D5	MVI CUT	A, (SCANF-NROWS* VTAC+5	SCANR)/4+8 ;Try to center the data ;on the screen

E447 3E17 E449 D3D6		MVI OUT	A,NROWS-1 VTAC+6	
E44B D3DE E44D D3E1 E44F C9		OUT OUT RET	VTAC+14 KDATA	Start the timing chain Disable the VB3 board
E450 DBE0 E452 2F E453 E601 E455 C8	VBSTAT:	IN CMA ANI RZ	KSTAT 1	Check keyboard status
E456 3EFF E458 C9		MVI RET	A,OFFH	;Else return a OFFH
E459 CD50E4 E45C CA59E4	VBIN:	CALL JZ	VBSTAT VBIN	Return the next key Wait until one is available
E45F DBE1 E461 C9		IN RET	KDATA	Get it; And return
E462 E5 E463 D5 E464 C5	; VBOUT VBOUT:	IS THE PUSH PUSH PUSH	MAIN DISPLAY DRI H D B	VER FOR THE VB3 BOARD ;First,save all registers
E465 D3E0 E467 CD1AE9 E46A CD76E4 E46D CD05E9 E470 D3E1 E472 C1 E473 D1 E474 E1 E475 C9		OUT CALL CALL CALL OUT POP POP POP RET	KSTAT CUROFF PROCES CURON KDATA B D	;And enable the VB3 board ;Then,turn off the cursor ;And process character ;Now, turn cursor back on ;Disable the VB3 board ;And restore registers
E476 3A84C7	; ON EN		HL = LOGICAL CUR MODE	SOR ADDR. AND REG C = DATA. ;See if we received an
E479 B7 E47A C2B7E4		ORA JNZ	A PESCSE	;ESC character ;JIF we are in an escape ;sequence
E47D 79 E47E FE80		MOV CPI	A,C 80H	;Move data to register A ;Check for range of 80 ;to FF
E480 D2B4E4		JNC	PESC	;It is an ESC sequence if ;>7FH
E483 FE1B	,	CPI	ESC	;Check for control ;characters
E485 CAA7E4		JZ	DOESC	;If match, then do control ;character
E488 FE0D E48A CA0AE8 E48D FE0A E48F CAF8E7 E492 FE09 E494 CA1BE8		CPI JZ CPI JZ CPI JZ	CR DOCR LF DOLF HT DOHT	,

195

E497 FE08 E499 CA0DE8 E49C FE0B E49E CA2FE8 E4A1 FE20 E4A3 D8		CPI JZ CPI JZ CPI RC	BS DOBS VT DOVT	Skip other control
E4A4 C3EBE7		JMP	DODAT	;characters ;Must be a data character
E4A7 3E01 E4A9 3284C7	DOESC:	MVI STA	A,1 MODE	;We are now reading an ;ESC sequence
E4AC AF E4AD 3285C7		XRA STA	A COUNT	;Init the CRT for the ;sequence
E4B0 3286C7 E4B3 C9	5 550	STA RET	POINT	
E4B4 CDA7E4	PESC:	CALL	DOESC	
E4B7 3A85C7	PESCSE:		COUNT	m 1 5- 1-55
E4BA FE20		CPI	MAXESC	;Check for buffer ;overflow
E4BC CADAE7		JZ	ABORT	
E4BF EB		XCHG		;Save HL
E4C0 6F		MOV	L,A	;Index into buffer ;goes to HL
E4Cl 2600		MVI	н,0	
E4C3 3C		INR	A	
E4C4 3285C7		STA	COUNT	;Increment pointer
E4C7 79		MOV	A,C	Get data
E4C8 E67F		ANI	7FH	7 bits only
E4CA 0187C7		LXI	B, ESCSEQ	Get base of buffer
E4CD 09		DAD	B	;Compute current cell
E4CE 77		MOV	M,A	;Save data
E4CF EB		XCHG	MA	Restore HL
E4D0 FE40		CPI	181	:Not a terminator if <40H
			6	Not a terminator if \4011
E4D2 D8		RC	0.3	.Com the date
E4D3 4F		MOV	C,A	;Save the data
E4D4 AF		XRA	A	. 200
E4D5 3284C7		STA	MODE	;ESC seq done, now
D4D0 70		NACY 7		;process it
E4D8 79		MOV	A,C	Get the data again;
E4D9 FE40		CPI	ICH	
E4DB CA4DE5		JZ	DOICH	JIF Insert Character
E4DE FE41		CPI	CUU	
E4E0 CA5EE5		JZ	DOCUU	JIF Cursor Up
E4E3 FE42		CPI	CUD	
E4E5 CA6FE5		JZ	DOCUD	JIF Cursor Down
E4E8 FE43		CPI	CUF	
E4EA CA80E5		JZ	DOCUF	JIF Cursor Forward
E4ED FE44	,	CPI	CUB	
E4EF CA91E5		JZ	DOCUB	;JIF Cursor Back
E4F2 FE45		CPI	CNL	
E4F4 CAA2E5		JZ	DOCNL	JIF Cursor Next Line
E4F7 FE46		CPI	CPL	
E4F9 CAB3E5		JZ	DOCPL	;JIF Cursor Preceding Lin

E4FC FE47 E4FE CAC4E5		CPI JZ	CHA DOCHA	;JIF Cursor Horizontal ;Absolute
E501 FE48 E503 CACFE5 E506 FE49		CPI JZ CPI	CUP DOCUP CHT	;JIF Cursor Position
E508 CAD5E5 E50B FE4A		JZ CPI	DOCHT ED	;JIF Cursor Horiz. Tab
E50D CAE6E5 E510 FE4B		JZ CPI	DOED ET	;JIF Erase in Display
E512 CA0EE6 E515 FE4C		JZ CPI	DOEL IL	;JIF Erase in Line
E517 CA35E6 E51A FE4D		JZ CPI	DDL DDIL	;JIF Insert Line
E51C CA46E6 E51F FE50		JZ CPI	DODL DCH	;JIF Delete Line
E521 CA57E6 E524 FE53		JZ CPI	DODCH SU	;JIF Delete Character
E526 CA68E6 E529 FE54		JZ CPI	DOSU SD	;JIF Scroll Up
E52B CA79E6 E52E FE57		JZ CPI	DOSD	;JIF Scroll Down
E530 CA8AE6 E533 FE59		JZ CPI	DOCTC CVT	;JIF Cursor Tab Control
E535 CAF8E6 E538 FE5A		JZ CPI	DOCVT CBT	;JIF Cursor Vertical Tab
E53A CA09E7 E53D FE5B		JZ CPI	DOCBT CVA	;JIF Cursor Backward Tab
E53F CALAE7		JZ	DOCVA	;JIF Cursor Vertical ;Absolute
E542 FE6D E544 CA25E7		CPI JZ	SGR DOSGR	;JIF Select Graphic ;Rendition
E547 FE7F E549 CA8FE7		CPI JZ	7FH DODEL	
E54C C9		RET		;None of the above, ;so skip it
E54D 3E01 E54F CDA0E7 E552 C8	DOICH:	MVI CALL RZ	A,1 GET1P	;Insert Character
E553 47 E554 C5 E555 CD55E9 E558 C1 E559 05 E55A C254E5	ICH1:	MOV PUSH CALL POP DCR JNZ	B,A B INCHAR B B ICHl	
E55D C9	D0.777	RET	. 1	-Curron II-
E55E 3E01 E560 CDA0E7	DOCUU:	MVI CALL	A,1 GET1P	;Cursor Up ;Get a parameter, ;1 is default
E563 C8		RZ		;If value is zero, ;then done
E564 47		MOV	B,A	

E565 C5	CUU1:	PUSH	В	Repeat till count
E566 CD58E8 E569 C1 E56A 05 E56B C265E5 E56E C9		CALL POP DCR JNZ RET	UP B B CUU1	;is zero
E56F 3E01 E571 CDA0E7 E574 C8 E575 47 E576 C5 E577 CD5FE8 E57A C1 E57B 05 E57C C276E5 E57F C9	DOCUD:	MVI CALL RZ MOV PUSH CALL POP DCR JNZ RET	A,1 GET1P B,A B DOWN B CUD1	;Cursor Down
E580 3E01 E582 CDA0E7 E585 C8 E586 47 E587 C5 E588 CD6EE8 E58B C1 E58C 05 E58D C287E5 E590 C9	DOCUF:	MVI CALL RZ MOV PUSH CALL POP DCR JNZ RET	A,1 GET1P B,A B RIGHT B B CUF1	
E591 3E01 E593 CDA0E7 E596 C8 E597 47 E598 C5 E599 CD67E8 E59C C1 E59D 05 E59E C298E5 E5A1 C9	DOCUB:	MVI CALL RZ MOV PUSH CALL POP DCR JNZ RET	A,1 GET1P B,A B LEFT B B CUB1	
E5A2 3E01 E5A4 CDA0E7 E5A7 C8 E5A8 47 E5A9 C5 E5AA CDF6E7 E5AD C1 E5AE 05 E5AF C2A9E5 E5B2 C9	DOCNL:	MVI CALL RZ MOV PUSH CALL POP DCR JNZ RET	A,1 GET1P B,A B NEXTLN B CNL1	;Cursor Next Line
E5B3 3E01 E5B5 CDA0E7 E5B8 C8	DOCPL:	MVI CALL RZ	A,1 GET1P	;Cursor Preceding Line

E5B9 47 E5BA C5 E5BB CD76E8 E5BE C1 E5BF 05 E5C0 C2BAE5 E5C3 C9	CPL1:	MOV PUSH CALL POP DCR JNZ RET	B,A B PREVLN B CPL1	
E5C4 3E01 E5C6 CDA0E7 E5C9 3D E5CA FE50 E5CC D0 E5CD 6F	DOCHA:	MVI CALL DCR CPI RNC MOV	A,1 GET1P A NCOLS L,A	;Cursor Horiz. Absolute ;Put the cursor on ;that column
E5CE C9		RET		
E5CF CDC4E5 E5D2 C31AE7	DOCUP:	CALL JMP	DOCHA DOCVA	;Cursor position(Goto XY)
E5D5 3E01 E5D7 CDA0E7 E5DA C8 E5DB 47	DOCHT:	MVI CALL RZ MOV	A,1 GET1P B,A	;Cursor Horiz. Tabulation
E5DB 47 E5DC C5 E5DD CD1BE8 E5E0 C1 E5E1 05 E5E2 C2DCE5 E5E5 C9	CHT1:	PUSH CALL POP DCR JNZ RET	B DOHT B B CHT1	
E5E6 3E00 E5E8 CDA0E7 E5EB CA8AE8 E5EE E5 E5EF FE01 E5F1 C201E6 E5F4 EB E5F5 210000 E5F8 012003 E5FB CD9CE8	DOED:	MVI CALL JZ PUSH CPI JNZ XCHG LXI LXI CALL	A,0 GET1P EFOS H 1 ED1 H,0000H B,NORMAL*256+'	;Erase from start
E5FE C30CE6		JMP	ED2	;to cursor
E601 FE02 E603 C20CE6 E606 210000 E609 CD8AE8 E60C E1	ED1:	CPI JNZ LXI CALL POP	2 ED2 H,0 EEOS H	;Erase entire display ;Restore cursor address
E60D C9		RET		
E60E 3E00 E610 CDA0E7	DOEL:	MVI CALL	A,0 GET1P	;Erase in Line
E613 CA93E8		JZ	EFOL	Erase from cursor to end of line

E616 E5 E617 FE01 E619 C229E6 E61C EB E61D 62 E61E 2E00 E620 012003 E623 CD9CE8		PUSH CPI JNZ XCHG MOV MVI LXI CALL	H 1 EL1 H,D L,0 B,NORMAL*256+' FILLS	;Erase from the start of ;line to cursor
E626 C333E6		JMP	EL2	, in the control
E629 FE02 E62B C233E6 E62E 2E00 E630 CD93E8 E633 E1 E634 C9	EL1:	CPI JNZ MVI CALL POP RET	2 EL2 L,0 EEOL H	;Erase the entire line
E635 3E01 E637 CDA0E7 E63A C8 E63B 47 E63C C5 E63D CD22E9 E640 C1 E641 05 E642 C23CE6 E645 C9	DOIL:	MVI CALL RZ MOV PUSH CALL POP DCR JNZ RET	A,1 GET1P B,A B INSELN B B	;Insert Line
E646 3E01 E648 CDA0E7 E64B C8 E64C 47 E64D C5 E64E CD3DE9 E651 C1 E652 05 E653 C24DE6 E656 C9	DODL:	MVI CALL RZ MOV PUSH CALL POP DCR JNZ RET	A,1 GET1P B,A B DELLN B B DL1	;Delete Line
E657 3E01 E659 CDA0E7 E65C C8 E65D 47 E65E C5 E65F CD71E9 E662 C1 E663 05 E664 C25EE6 E667 C9	DODCH:	MVI CALL RZ MOV PUSH CALL POP DCR JNZ RET	A,1 GET1P B,A B DLCHAR B B DCH1	;Delete Character
E668 3E01 E66A CDA0E7 E66D C8 E66E 47	DOSU:	MVI CALL RZ MOV	A,1 GET1P B,A	;Scroll Up

E66F C5 E670 CDE5E8 E673 C1 E674 05 E675 C26FE6 E678 C9	SUl:	PUSH CALL POP DCR JNZ RET	B RLUP B SU1	
E679 3E01 E67B CDA0E7 E67E C8 E67F 47 E680 C5 E681 CDF5E8 E684 C1 E685 05 E686 C280E6 E689 C9	DOSD:	MVI CALL RZ MOV PUSH CALL POP DCR JNZ RET	A,1 GET1P B,A B RLDWN B SD1	;Scroll Down
E68A AF E68B CDA0E7 E68E 3C E68F C8 E690 4F E691 E5 E692 CD9BE6 E695 E1 E696 3EFF E698 C38BE6	DOCTC: CTCA:	XRA CALL INR RZ MOV PUSH CALL POP MVI JMP	A GET1P A C,A H PCIC H A,255 CICA	;Cursor Tab Control
E69B 0D E69C CAB8E6 E69F 0D E6A0 CAC1E6 E6A3 0D E6A4 CACBE6 E6A7 0D E6A8 CAD4E6 E6AB 0D E6AC CADEE6 E6AF 0D E6BO CADEE6 E6B3 0D E6B4 CAEBE6 E6B7 C9	PCTC:	DCR JZ	C CTC0 C CTC1 C CTC2 C CTC3 C CTC4 C CTC5 C CTC5 C CTC5 C	
E6B8 2600 E6BA 11A7C7 E6BD 19 E6BE 36FF E6C0 C9	CTC0:	MVI LXI DAD MVI RET	H,0 D,HTABS D M,255	
E6C1 6C E6C2 2600 E6C4 11F7C7 E6C7 19	CTC1:	MOV MVI LXI DAD	L,H H,O D,VTABS D	

E6C8 36FF E6CA C9		MVI RET	M, 255		
E6CB 2600 E6CD 11A7C7 E6D0 19 E6D1 3600 E6D3 C9	CTC2:	MVI LXI DAD MVI RET	H,0 D,HTABS D M,0		
E6D4 6C E6D5 2600 E6D7 11F7C7 E6DA 19 E6DB 3600 E6DD C9	CTC3:	MOV MVI LXI DAD MVI RET	L,H H,0 D,VTABS D M,0		
E6DE 21A7C7 E6E1 0650 E6E3 3600 E6E5 23 E6E6 05 E6E7 C2E3E6 E6EA C9	CTC4: CTC5: CTC5A:	LXI MVI MVI INX DCR JNZ RET	H,HTABS B,NCOLS M,O H B CTC5A		
E6EB 21F7C7 E6EE 0618 E6F0 3600 E6F2 23 E6F3 05 E6F4 C2F0E6 E6F7 C9	CTC6: CTC6A:	LXI MVI MVI INX DCR JNZ RET	H,VTABS B,NROWS M,O H B CTC6A		
E6F8 3E01 E6FA CDA0E7 E6FD C8 E6FE 47 E6FF C5 E700 CD2FE8 E703 C1 E704 05 E705 C2FFE6 E708 C9	DOCVT:	MVI CALL RZ MOV PUSH CALL POP DCR JNZ RET	A,1 GET1P B,A B DOVT B B CVT1	;Cursor	Vert. Tabulation
E709 3E01 E70B CDA0E7 E70E C8 E70F 47 E710 C5 E711 CD44E8 E714 C1 E715 05 E716 C210E7 E719 C9	DOCBT:	MVI CALL RZ MOV PUSH CALL POP DCR JNZ RET	A,1 GET1P B,A B DOBT B B CBT1	;Cursor	Backward Tab.

E71A 3E01 E71C CDA0E7 E71F 3D E720 FE18 E722 D0 E723 67 E724 C9	DOCVA:	MVI CALL DCR CPI RNC MOV RET	A,1 GET1P A NROWS H,A	;Cursor Vertical Absolute
E725 AF E726 CDA0E7 E729 4F E72A 3A80C7 E72D 0C E72E C8 E72F CD3AE7 E732 3280C7 E735 3EFF E737 C326E7	DOSGR: SGRA:	XRA CALL MOV LDA INR RZ CALL STA MVI JMP	A GET1P C,A ATTRIB C PSGR ATTRIB A,255 SGRA	;Select Graphic Rendition
E73A OD E73B CA6AE7 E73E OD E73F OD E74O CA6DE7 E743 OD E744 OD E745 CA70E7 E748 OD E749 CA73E7 E74C OD E74D OD E74E CA76E7 E751 OD E752 CA79E7 E755 OD E756 CA7CE7 E759 OD E75A CA7FE7 E75D OD E75E CA82E7 E761 OD E762 CA87E7 E765 OD E766 CA8CE7	PSGR:	DCR JZ DCR DCR JZ DCR DCR JZ DCR	C SGR0 C C SGR2 C C SGR4 C SGR5 C C SGR7 C SGR8 C SGR9 C SGR10 C SGR11 C SGR12 C SGR13	
E76A 3E03 E76C C9	SGR0:	MVI RET	A,3	
E76D F680 E76F C9	SGR2:	ORI RET	REDUCE	
E770 F610 E772 C9	SGR4:	ORI RET	UNDRLN	

E773 F620 E775 C9	SGR5:	ORI RET	BLINK	
E776 F604 E778 C9	SGR7:	ORI RET	REVERS	
E779 F608 E77B C9	SGR8:	ORI RET	BLANK	
E77C F640 E77E C9	SGR9:	ORI RET	STRIKE	
E77F F603 E781 C9	SGR10:	ORI RET	3	
E782 E6FC E784 F602 E786 C9	SGR11:	ANI ORI RET	0FCH 2	
E787 E6FC E789 F601 E78B C9	SGR12:	ANI ORI RET	0FCH 1	
E78C E6FC E78E C9	SGR13:	ANI RET	0FCH	
E78F E5 E790 2100C0 E793 018007 E796 75 E797 23 E798 0B E799 79 E79A B0 E79B 05 E79C C296E7 E79F C9	DODEL1:	PUSH LXI LXI MOV INX DCX MOV ORA DCR JNZ RET	H H,VIDEO B,NROWS*NCOLS M,L H B A,C B B DODEL1	
E7A0 57 E7A1 1E00 E7A3 0186C7 E7A6 E5	GET1P:	MOV MVI LXI PUSH	D,A E,O B,ESCSEQ-1 H	;Save the default value ;Zero the accumulator ;Point to the esc. string ;Save the cursor address
	MORE:			
E7A7 3A86C7 E7AA 3C	NOGOOD:	INR	POINT A	;Compute the index for ;the next byte
E7AB 2185C7 E7AE BE E7AF CAD6E7 E7B2 3286C7 E7B5 6F E7B6 2600 E7B8 09		LXI CMP JZ STA MOV MVI DAD	H, COUNT M NOMORE POINT L,A H,0 B	;See if there is any more ;JIF None ;Update the pointer ;Point to the next char
E7B9 7E		MOV	A,M	;to come out ;Get it

E7BA FE3B E7BC CAD6E7 E7BF D630 E7C1 DAA7E7 E7C4 FE0A		CPI JZ SUI JC CPI	NOMORE '0' NOGOOD 10	;Check for a seperator ;JIF number is done ;JIF char is not from
E7C6 D2A7E7 E7C9 57 E7CA 7B		JNC MOV MOV	NOGOOD D,A A,E	;0 to 9 ;Save the value ;Multiply the accumulated
E7CB 87 E7CC 5F E7CD 87 E7CE 87 E7CF 83 E7D0 82		ADD MOV ADD ADD ADD ADD	A E,A A A E D	;value by 10 ;*2 ;*4 ;*8 ;*10 Done! ;Add in new digit
E7D1 5F E7D2 57 E7D3 C3A7E7		MOV JMP	E,A D,A MORE	;Return it to the ;accumulator ;Wipe out old value ;Go for the next digit
E7D6 7A E7D7 B7 E7D8 E1 E7D9 C9	NOMORE:	MOV ORA POP RET	A,D A H	;Get the value ;Set flags ;Restore cursor address
E7DA AF E7DB 3284C7 E7DE C9	ABORT:	XRA STA RET	A MODE	Reset the escape flag
	; PUT A	DATA CH	AR ON THE	SCREEN AND ADVANCE THE CURSOR.
E7DF E5	PUTCHAR	:PUSH	H	;Save the logical cursor ;address
E7E0 CDDAE9		CALL	GETBA	Get the physical cursor; address
E7E3 110010 E7E6 71 E7E7 19 E7E8 70 E7E9 E1 E7EA C9		LXI MOV DAD MOV POP	D,OFFSET M,C D M,B H	•
E7EB 3A80C7 E7EE 47 E7EF CDDFE7 E7F2 CD6EE8 E7F5 C0	DODAT:	LDA MOV CALL CALL RNZ	ATTRIB B,A PUTCHAR RIGHT	;Get the current attribute ;Set it up for PUTCHAR ;Move the cursor right ;Done if the cursor ;didn't wrap around ;Else, we must move the ;cursor to the next line

[;] PUT THE CURSOR ON COLUMN 1 OF THE NEXT LINE. SCROLL

; THE SCREEN IF THE CURSOR WAS ON THE LAST LINE.

E7F6 2E00 NEXTLN: MVI L,0; Put the cursor on ; column 1 of the next line :And do a line feed ; MOVE THE CURSOR DOWN ONE LINE. SCROLL THE SCREEN ; IF THE CURSOR WAS ON THE LAST LINE. E7F8 CD5FE8 DOLF: CALL DOWN E7FB C0 RNZ E7FC 2617 MVI H,NROWS-1 E7FE E5 PUSH H E7FF CDE5E8 CALL RLUP E802 210017 H, (NROWS-1) *256 LXI E805 CD93E8 CALL EEOL E808 E1 POP E809 C9 RET ; MOVE THE CURSOR TO COL 1 OF THE CURRENT LINE. E80A 2E00 DOCR: MVI L,0E80C C9 RET ; BACK THE CURSOR BY ONE POSITION. CALL E80D CD67E8 DOBS: LEFT E810 CC58E8 CZ UP E813 E5 PUSH H E814 CDDAE9 CALL **GETBA** E817 3620 M_{r}^{1} MVI E819 E1 POP H E81A C9 RET ; DO A HORIZONTAL TABULATION

E81B E81C	4D 11A7C7	DOHT:	MOV IXI	C,L D,HTABS	;Save the column number ;Point to the horizontal ;tab table
	CD6EE8	DOHT1:	CALL	RIGHT	Move right
E822	E5		PUSH	H	
E823	AF		XRA	A	;Get a zero
E824	67		MOV	H,A	
E825	19		DAD	D	;Point to HTABS[COL]
E826	B6		ORA	M	;See if true
E827	El		POP	H	
E828	C0		RNZ		;Done if found a tab stop
E829	7D		MOV	A,L	•
E82A	B9		CMP	C	
E82B	C8		RZ		;Done if no tab stops
E82C	C31FE8		JMP	DOHTI	;Continue looking for ;tab stops

; DO A VERTICAL TABULATION

E82F 4C E830 11F7C7	DOVT:	MOV	C,H D,VTABS	;Save the row number ;Point to the vertical ;tab table
E833 CD5FE8 E836 E5	DOVT1:	CALL PUSH	DOWN H	;Move down
E837 AF		XRA	A	;Get a zero
E838 6C		MOV	L,H	
E839 67 E83A 19		MOV DAD	H,A D	;Point to VTABS[ROW]
E83B B6		ORA	M	;See if true
E83C El		POP	Н	,bec II cluc
E83D C0		RNZ		;Done if found a tab stop
E83E 7C		MOV	A,H	-
E83F B9		CMP	С	
E840 C8		RZ		Done if not tab stops
E841 C333E8		JMP	DOVT1	;Continue looking for
				;tab stops
	; DO A	BACKWARD	TABULATION	
E844 4D	DOBT:	MOV	C, L	;Save the column number
E845 11A7C7		LXI	D, HTABS	;Point to the horizontal
				;tab table
E848 CD67E8	DOBT1:	CALL	LEFT	;Move left
E84B E5 E84C AF		PUSH	H	·Cot a roro
E84D 67		XRA MOV	A H,A	;Get a zero
E84E 19		DAD	D	;Point to HTABS[COL]
E84F B6		ORA	M	;See if true
E850 El		POP	Н	,
E851 C0		RNZ		;Done if found a tab stop
E852 7D		MOV	A,L	_
E853 B9		CMP	С	
E854 C8 E855 C348E8		RZ	DOD#1	Done if no tab stops
£800 C348£8		JMP	DOBT1	;Continue looking for tab;stops
	; MOVE	THE CURS	OR UP.	
E858 7C	UP:	MOV	A, H	
E859 25		DCR	H	
E85A B7		ORA	A	
E85B C0		RNZ		
E85C 2617 E85E C9		MVI RET	H,NROWS-1	
	; MOVE	THE CURS	OR DOWN.	
E85F 24	DOWN:	INR	Н	
E860 3E18	201111	MVI	A, NROWS	
E862 BC		CMP	Н	
E863 C0		RNZ		
E864 2600		MVI	H,0	
E866 C9		RET		

; MOVE THE CURSOR LEFT.

	,			
E867 7D E868 2D E869 B7 E86A C0 E86B 2E4F E86D C9	LEFT:	MOV DCR ORA RNZ MVI RET	A,L L A L,NCOLS-1	
	; MOVE	THE CURS	SOR RIGHT.	
E86E 2C E86F 3E50 E871 BD E872 C0 E873 2E00 E875 C9	RIGHT:	INR MVI CMP RNZ MVI RET	L A,NCOLS L L,0	
	; MOVE	THE CURS	SOR TO THE BEGINN	NING OF THE PREVIOUS LINE
E876 2E00 E878 CD58E8 E87B C0 E87C 2600 E87E E5 E87F CDF5E8 E882 210000 E885 CD93E8 E888 E1 E889 C9	PREVLN	MVI CALL RNZ MVI PUSH CALL LXI CALL POP RET	L,0 UP H,0 H RLDWN H,0 EEOL H	
	; ERASI	E FROM TH	HE CURSOR POSITIO	N TO THE END OF THE SCREEN
E88A 114F17 E88D 012003 E890 C39CE8	EEOS:	TXI TXI	D,((NROWS-1)*25 B,NORMAL*256+' FILLS	
	; ERASI	E FROM TH	IE CURSOR TO THE	END OF THE CURRENT LINE.
E893 54 E894 1E4F E896 012003 E899 C39CE8	EEOL:	MOV MVI LXI JMP	D,H E,NCOLS-1 B,NORMAL*256+' FILLS	1
	; THE A	ATTRIB IN	EEN WITH THE DATA REG B TION HL TO DE.	IN REG C
E89C E5 E89D CDDAE9 E8A0 EB E8A1 CDDAE9 E8A4 7C E8A5 BA E8A6 C2ABE8	FILLS:	PUSH CALL XCHG CALL MOV CMP JNZ	H GETBA GETBA A,H D CMPD1	;Get address of start ;Get address of finish ;Compare finish and start

```
E8A9 7D
                        MOV
                                A,L
E8AA BB
                        CMP
                                D+1
                CMPD1: XCHG
E8AB EB
                                                 ;JIF area to fill does
E8AC D2BCE8
                                FILLS1
                        JNC
                                                 :not wrap
                                                 :Save finish address
E8AF D5
                        PUSH
                                D
E8B0 C5
                        PUSH
                                B
E8B1 117FC7
                        LXI
                                D, VIDEO+NROWS*((NCOLS+15) AND OFFFOH)-1
                                                 ;Fill from start to end
                                FILLS2
E8B4 CDC1E8
                        CALL
                                                 ;of screen
                        POP
                                В
E8B7 C1
                                D
E8B8 D1
                        POP
E8B9 2100C0
                                                :Fill from start of
                        LXI
                                H,VIDEO
                                                 ;screen to finish address
E8BC CDC1E8
               FILLS1: CALL
                                FILLS2
                                                 ;Fill the screen
E8BF E1
                        POP
                                H
E8C0 C9
                        RET
E8C1 C5
               FILLS2: PUSH
                                В
E8C2 E5
                        PUSH
                                H
E8C3 D5
                        PUSH
                                D
E8C4 CDD5E8
                                FILL
                                               ;Fill in the data
                        CALL
E8C7 E1
                        POP
                                H
E8C8 D1
                        POP
                                D
                                B,OFFSET
E8C9 010010
                        LXI
E8CC 09
                       DAD
                                В
E8CD EB
                        XCHG
E8CE 09
                        DAD
                                В
E8CF C1
                        POP
                                В
E8D0 48
                                C,B
                        MOV
E8D1 CDD5E8
                                                :Fill in the attributes
                        CALL
                                FILL
E8D4 C9
                        RET
E8D5 71
               FILL:
                        MOV
                                M, C
E8D6 23
                        INX
                                H
E8D7 7C
                        MOV
                                A, H
E8D8 BA
                        CMP
E8D9 C2DEE8
                                CMPD2
                        JNZ
E8DC 7D
                        MOV
                                A,L
E8DD BB
                        CMP
                                D+1
E8DE DAD5E8
               CMPD2:
                       JC
                                FILL
E8E1 CAD5E8
                        JΖ
                                FILL
E8E4 C9
                        RET
               ; SCROLL THE SCREEN UP BY ONE LINE.
E8E5 3A83C7
               RLUP:
                       LDA
                                LSTROW
E8E8 3C
                        INR
                                Α
E8E9 FE18
                        CPI
                                NROWS
E8EB C2EFE8
                        JNZ
                                RLUP1
E8EE AF
                        XRA
               RLUP1:
E8EF D3D6
                       OUT
                                VTAC+6
E8F1 3283C7
                        STA
                                LSTROW
E8F4 C9
                       RET
```

: SCROLL THE SCREEN DOWN ONE LINE

```
E8F5 3A83C7
               RLDWN: LDA
                               LSTROW
E8F8 B7
                       ORA
E8F9 C2FEE8
                       JNZ
                               RLDWN1
E8FC 3E18
                               A, NROWS
                       MVI
E8FE 3D
               RLDWN1: DCR
E8FF D3D6
                       OUT
                              VTAC+6
E901 3283C7
                       STA
                               LSTROW
E904 C9
                       RET
               ; TURN THE CURSOR ON.
               ; THE LOGICAL ADDRESS OF THE CURSOR MUST BE IN REG HL.
               CURON: SHLD
                               CURADR
E905 2281C7
E908 7D
                       MOV
                               A,L
                       OUT
E909 D3DC
                               VTAC+12
                       LDA
                               LSTROW
E90B 3A83C7
E90E 3C
                       INR
                               Α
E90F 84
                       ADD
                              Η
E910 FE18
                       CPI
                              NROWS
E912 DA17E9
                       JC
                               CURON1
E915 D618
                       SUI
                               NROWS
E917 D3DD
               CURON1: OUT
                               VTAC+13
E919 C9
                       RET
               ; TURN THE CURSOR OFF.
               ; THE LOGICAL ADDRESS OF THE CURSOR IS RETURNED IN REG HL
E91A 2A81C7
               CUROFF: LHLD
                               CURADR
E91D 3EFF
                       MVI
                               A, OFFH
E91F D3DC
                       OUT
                               VTAC+12
E921 C9
                       RET
              ; THE INTERNAL DESCRIPTION OF THE NEXT FOUR PROCEDURES
               ; ARE THEIR PASCAL COUNTERPARTS. THE PROCEDURES WERE
               ; FIRST WRITTEN IN PASCAL AND THEN TRANSLATED INTO
               ; ASSEMBLY. IN EACH CASE I HAVE ASSUMED THAT THE
               ; FOLLOWING DECLARATIONS HAVE BEEN MADE.
                   CONST
               ;
                       NCOLS = 80; (* OR WHATEVER *)
               ;
                       NROWS = 24; (* OR WHATEVER *)
                  TYPE
                       COLS = 0..NCOLS-1;
                       ROWS = 0..NROWS-1;
                      LINE = RECORD OF
                                COL : ARRAY[COLS] OF CHAR
               ;
                              END;
               ;
                       SCREEN = ARRAY [ROWS] OF LINE;
```

```
VAR
                        R : ROWS; (*THE CURRENT CURSOR ROW ADDRESS*)
C : COLS; (*THE CURRENT CURSOR COLUMN ADDR.*)
                ;
                ;
                        ROW: SCREEN; (*THIS IS THE VB3 MEMORY MAPPED SCREEN*)
                ;
                        RI : ROWS;
                                       (*A COUNTER FOR ROWS*)
                        CI : COLS;
                                         (*A COUNTER FOR COLUMNS*)
                ;
                                              (* ASSUMED TO BE A BLANK LINE *)
                        BLANK_LINE : LINE;
                   TO REFERENCE A CHARACTER ON THE SCREEN, SAY:
                ;
                                ROW[RI].COL[CI]
                ;
                  FOR SOME VALUES OF RI AND CI.
                ;
                  TO REFERENCE A ENTIRE LINE OF THE SCREEN, SAY:
                                ROW[RI]
                ;
                ; FOR SOME VALUE OF RI.
                    PROCEDURE INSELN:
                      BEGIN
                ;
                        FOR RI := NROWS-1 TO R+1 DO
                          ROW[RI] := ROW[RI-1];
                        ROW[R] := BLANK_LINE;
                      END;
E922 E5
               INSELN: PUSH
E923 4C
                        MOV
                                C,H
E924 0C
                                C
                        INR
E925 210017
                        LXI
                                H, (NROWS-1) *256
E928 110017
                        LXI
                                D, (NROWS-1) *256
E92B 7C
                ILLOOP: MOV
                                A,H
E92C B9
                        CMP
E92D DA38E9
                        JC
                                ILEXIT
E930 25
                        DCR
E931 CD8AE9
                                MVLINE
                        CALL
E934 15
                        DCR
E935 C32BE9
                        JMP
                                ILLOOP
E938 CD93E8
               ILEXIT: CALL
                                EEOL
E93B E1
                        POP
                                Η
E93C C9
                        RET
                   PROCEDURE DELLN;
                     BEGIN
               ;
                        FOR RI := R TO NROWS-2 DO
                          ROW[RI] := ROW[RI+1];
               ;
                       ROW[NROWS-1] := BLANK_LINE;
                      END;
```

```
E93D E5
                DELLN: PUSH
                                 Н
                                 L,0
E93E 2E00
                         MVI
E940 54
                        MOV
                                 D,H
E941 5D
                         MOV
                                 E,L
                DLLOOP: MVI
                                 A, NROWS-2
E942 3E16
                                 D
E944 BA
                        CMP
                        JC
                                 DLEXIT
E945 DA50E9
E948 24
                         INR
                                 Η
E949 CD8AE9
                         CALL
                                 MVLINE
E94C 14
                        INR
                                 D
E94D C342E9
                        JMP
                                 DLLOOP
E950 CD93E8
                DLEXIT: CALL
                                 EFOI.
E953 E1
                         POP
                                 Η
E954 C9
                        RET
                    PROCEDURE INCHAR;
                ;
                      BEGIN
                ;
                        FOR CI := NCOLS-1 DOWNTO C+1 DO
                ;
                          ROW[R].COL[CI] := ROW[R].COL[CI-1];
                ;
                        ROW[R].COL[C] := ' ';
                ;
                        END;
                ;
E955 E5
                INCHAR: PUSH
                                 Н
E956 4D
                        MOV
                                 C,L
E957 0C
                         INR
                                 C
E958 2E4F
                        MVI
                                 L,NCOLS-1
E95A 54
                        MOV
                                 D_{r}H
E95B 5D
                        MOV
                                 E_{r}L
E95C 7D
                ICHLOP: MOV
                                 A,L
E95D B9
                        CMP
                                 C
E95E DA69E9
                        JC
                                 ICHEXT
E961 2D
                        DCR
                                 \mathbf{L}
E962 CDC2E9
                        CALL
                                 MVCHAR
E965 1D
                        DCR
                                 \mathbf{E}
E966 C35CE9
                        JMP
                                 ICHLOP
E969 012003
                ICHEXT: LXI
                                 B, NORMAL*256+' '
E96C CDDFE7
                        CALL
                                 PUTCHAR
E96F El
                        POP
                                 H
E970 C9
                        RET
                    PROCEDURE DLCHAR;
                ;
                      BEGIN
                ;
                        FOR CI := C TO NCOLS-2 DO
                          ROW[R].COL[CI] := ROW[R].COL[CI+1];
                        ROW[R].COL[NCOLS-1] := ' ':
                ;
                      END;
E971 E5
                DLCHAR: PUSH
                                 Η
E972 54
                        MOV
                                 D,H
E973 5D
                        MOV
                                 E, L
E974 3E4E
                DCHLOP: MVI
                                 A, NCOLS-2
E976 BB
                        CMP
                                 E
```

E977 DA82E9 E97A 2C E97B CDC2E9 E97E 1C E97F C374E9		JC INR CALL INR JMP	DCHTXT L MVCHAR E DCHLOP		
E982 012003 E985 CDDFE7 E988 E1 E989 C9	DCHTXT:	LXI CALL POP RET	B, NORMAL*256+' ' PUTCHAR H		
E98A E5 E98B D5 E98C C5 E98D 010010 E990 CDDAE9 E993 E5 E994 09 E995 EB E996 CDDAE9 E999 E5 E99A 09 E99B EB E99C 015000 E99F 04 E9A0 7E E9A1 12 E9A2 23 E9A3 13 E9A4 0D E9A5 C2A0E9	MVLINE:	CALL PUSH DAD XCHG CALL PUSH DAD XCHG LXI INR	H D B B,OFFSET GETBA H B GETBA H B B,NCOLS B A,M D H D C HERE1	0>) 0/ 5	
E9A8 05 E9A9 C2A0E9 E9AC D1 E9AD E1 E9AE 015000 E9B1 04		DCR JNZ POP POP LXI	B HERE1 D H B, NCOLS		
E9B1 04 E9B2 7E E9B3 12 E9B4 23 E9B5 13 E9B6 0D E9B7 C2B2E9 E9BA 05 E9BB C2B2E9 E9BB C1 E9BF D1 E9C0 E1 E9C1 C9	HERE2:	INR MOV STAX INX INX DCR JNZ DCR JNZ POP POP POP RET	B A,M D H D C HERE2 B HERE2 B D H		
E9C2 E5 E9C3 D5 E9C4 C5 E9C5 CDDAE9 E9C8 EB	MVCHAR:	PUSH PUSH PUSH CALL XCHG	H D B GETBA		

```
E9C9 CDDAE9
                        CALL
                                 GETBA
E9CC 1A
                        LDAX
                                 D
                                 M.A
E9CD 77
                        MOV
E9CE 010010
                        LXI
                                 B, OFFSET
E9D1 09
                        DAD
                                 В
E9D2 EB
                        XCHG
E9D3 09
                        DAD
                                 В
E9D4 7E
                        MOV
                                 A,M
E9D5 12
                        STAX
                                D
E9D6 C1
                                 В
                        POP
E9D7 D1
                        POP
                                 D
E9D8 E1
                                H
                        POP
E9D9 C9
                        RET
                ; CONVERT A LOGICAL ADDRESS TO A PHYSICAL ADDRESS.
                ; ON ENTRY, HL CONTAINS THE LOGICAL ADDRESS.
                ; ON EXIT, HL CONTAINS THE PHYSICAL ADDRESS.
                ; A LOGICAL ADDRESS IS IN THE FORM (ROW, COLUMN) WITH ROW
                : IN REG H AND COLUMN IN REG L. ROW MUST BE IN THE RANGE
                ; OF 0 TO NROWS-1 AND COLUMN MUST BE IN THE RANGE OF 0 TO
                ; NCOLS-1.
                ; A PHYSICAL ADDRESS IS THE ACTUAL MEMORY ADDRESS IN THE
                : VIDEO MEMORY.
E9DA C5
                GETBA: PUSH
                                В
E9DB 3A83C7
                                LSTROW
                        LDA
E9DE 3C
                        INR
                                Α
E9DF 84
                        ADD
                                Η
E9E0 FE18
                        CPI
                                NROWS
E9E2 DAE7E9
                        JC
                                GETBAl
E9E5 D618
                        SUI
                                NROWS
E9E7 4F
               GETBAl: MOV
                                C,A
E9E8 0600
                        MVI
                                B, 0
E9EA 7D
                        MOV
                                A,L
E9EB 21F8E9
                        LXI
                                H, MAPPER
E9EE 09
                        DAD
                                В
E9EF 09
                        DAD
                                В
E9F0 4F
                        MOV
                                C,A
E9F1 7E
                        MOV
                                A, M
E9F2 23
                        INX
                                H
E9F3 66
                        MOV
                                H,M
E9F4 6F
                        MOV
                                L,A
E9F5 09
                        DAD
                                В
E9F6 C1
                        POP
                                В
E9F7 C9
                        RET
                        The following section (MAPPER) saves space for a
                ;
                        mapping table.
               ;
                        The number of DW's should be equal to the number
                ;
                        of lines.
               MAPPER:
                        SET
                                (NCOLS+15) AND OFFFOH
               J
E9F8 00C0
                        DW
                                VIDEO+J*0
```

E9FA 50C0 E9FC A0C0 E9FE F0C0 EA00 40C1 EA02 90C1 EA04 E0C1 EA06 30C2 EA08 80C2 EA0A D0C2 EA0C 20C3 EA0C 70C3		DW	VIDEO+J VIDEO+J VIDEO+J VIDEO+J VIDEO+J VIDEO+J VIDEO+J VIDEO+J VIDEO+J	*2 *3 *4 *5 *6 *7 *8 *9
EA10 COC3		DW	VIDEO+J	
EA12 10C4		DW	VIDEO+J	
EA14 60C4		DW	VIDEO+J	*14
EA16 BOC4		DW	VIDEO+J	*15
EA18 00C5		DW	VIDEO+J	*16
EAlA 50C5		DW	VIDEO+J	*17
EAlC AOC5		DW	VIDEO+J:	
EAlE FOC5		DW	VIDEO+J	
EA20 40C6		DW	VIDEO+J	
EA22 90C6		DW	VIDEO+J	
EA24 E0C6		DW	VIDEO+J	
EA26 30C7		DW	VIDEO+J	
EA28 80C7		DW	VIDEO+J	*24
EA2A =	ENDROM	EQU	\$	
C780		ORG	VIDEO+N	COLS*NROWS
C780	ATTRIB:		1	THE CURRENT SCREEN ATTRIB
C781	CURADR:		2	THE LOGICAL CURSOR ADDRESS
C783	LSTROW:	DS	1	THE LAST ROW DISPLAYED ON THE
				;SCREEN
C784	MODE:	DS	1	;BOOLEAN, TRUE IF RECEIVING AN ;ESCAPE SEQUENCE
C785	COUNT:	DS	1	; INDEX INTO ESCSEQ
C786	POINT:	DS	1	;SAME AS ABOVE EXCEPT USED FOR ;READING
C787	ESCSEQ:	DS	MAXESC	;HOLDS THE ESCAPE SEQUENCE
C7A7	HTABS:	DS	NCOLS	;USED FOR SETTING HORIZONTAL TABS
C7F7	VTABS:	DS	NROWS	;SAME FOR VERTICAL TABS
C80F =	ENDRAM	EQU	\$	
EA2A		ORG	ENDROM	;This address will appear ;on the console after the ;assembly
EA2A		END	ROM	

5.3 VB3A GRAPHICS ROUTINE

Adapted from the SSM VBIC graphics routine, this routine treats the VB3A as a matrix of "160 across" by "4 times the number of rows down". The area of the VB3A display used with this routine must be set to the graphics mode with the correct bit set in the attribute byte (see Section 5.7). The H and L registers are used to specify each particular XY coordinate of the matrix (refer to the comments in the routine).

```
; VB3 GRAPHICS ROUTINE.
 ;WRITTEN BY MALCOLM WRIGHT, 2-3-80
; CONCEPTS FROM CAL OHME'S VB1C ROUTINE.
; ENTRY CONDITIONS
        H=VERTICAL COORDINATE
        L=HORIZONTAL COORDINATE
 EXIT CONDITIONS
        A=USED
        B=PRESERVED
;
        C=BIT MASK FOR DOT
        D&E=MEMORY ADDRESS OF DOT
        H=VERTICAL COORDINATE NORMALIZED
        L=HORIZONTAL COORDINATE NORMALIZED
;SET UP FOR 80 CHARACTERS ACROSS TIMES 2.
; SET FOR "NROW" OF ROWS DOWN.
CHECK: CALL
                CNVRT
                        ;ZERO FLAG=1 IF WHITE
                        :ZERO FLAG=0 IF BLACK
        ANA
                C
        RET
WHITE:
        CALL
                CNVRT
                        ; CHANGE TO WHITE
        ORA
                С
                        ; ADD DOT
        STAX
                D
        RET
BLACK: CALL
                CNVRT
                        ; CHANGE TO BLACK
        ORA
                C
                      ;ADD DOT
        XRA
                С
                        ; MAKE BLACK
        STAX
                D
        RET
CONVERT H&L AS Y&X POSITIONS INTO ACTUAL MEMORY ADDRESS.
CNVRT: PUSH
               В
                        ;SAVE B&C
        ; NORMALIZE X-AXIS
        MOV
                A,L
        CPI
                OFFH
                        ;BELOW LIMIT, NEG.
        JNZ
                Xl
                A, (80*2)-1 ; RESET TO RIGHT SIDE
        MVI
Xl:
        CPI
                80*2 ;ABOVE UPPER LIMIT
        JC
                X2
        XRA
                Α
                        ; RESET TO LEFT SIDE
X2:
        MOV
                L,A
        ; MORMALIZE Y-AXIS
        MOV
                A,H
        CPI
                OFFH
                        ;BELOW LIMIT, NEG.
        JNZ
               Y1
        MVI
               A, (NROW*4)-1 ; RESET TO TOP
Yl:
        CPI
               NROW*4 ; ABOVE UPPER LIMIT
        JC
                Y2
        XRA
               Α
                        ; RESET TO BOTTOM
Y2:
               H,A
        ; REVERSE (FLIP-OVER) Y-AXIS
        PUSH
             H ;SAVE H&L NORMALIZED
       MOV
               C,A
```

```
MVI
       A_{\bullet}(NROW*4)-1
      С
SUB
              :FLIP OVER
FIND ACTUAL DELTA HEIGHT
    C,0 ;CLEAR MASK INDEX
MVI
               ;CLEAR CARRY
ORA
       Α
              DIVIDE BY 2
RAR
       B,A
               ; SAVE QUOTIENT
MOV
MOV
       A,C
              ;UPDATE INDEX
RAL
     C_{\bullet}A
MOV
            GET QUOTIENT
    A,B
MOV
ORA
    Α
              CLEAR CARRY
              ;DIVIDE BY 2
RAR
   E,A
A,C
              :SAVE DELTA HEIGHT
MOV
MOV
              ;UPDATE INDEX
RAL
              ; SAVE MASK INDEX (REMAINDER)
     C,A
MOV
COMPUTE VERTICAL ROW TIMES 80
MVI
     D_{r}0
MOV
       L_rE
             ;L = QUOTIENT
MOV
     H,D
DAD
     H
               :X2
DAD H
DAD D
DAD H
              ;X4
              ;X5
             ;X10
DAD
     H
              ;X20
DAD H
             ;X40
             ;X80
              ;SAVE 80*NROW
XCHG
      H
POP
FIND ACTUAL WIDTH DELTA
PUSH H
ORA
     Α
              CLEAR CARRY
             ;X-AXIS
MOV A,L
              ;DIVIDE BY 2
RAR
    L,A
A,C
MOV
MOV
RAL
               ;UPDATE MASK INDEX
     C_{\prime}A
MOV
; CREATE ACTUAL MEMORY ADDRESS FOR PIXEL
MVI H,O ;H&L= WIDTH
              ;ADD TO HEIGHT FOR OFFSET
DAD
      D
     D,VID ;GET VB3 ADDRESS
D ;OFFSET+BASE ADD
LXI
DAD
              ;OFFSET+BASE ADDRESS
              ;D&E= ACTUAL MEMORY ADDR.
XCHG
GET BIT MASK
              :B&C= MASK INDEX
MVI
    B, 0
       H,BTBL
              START OF MASK TABLE
LXI
DAD
       В
              ;ADD INDEX
     A,M ;GET MASK
MOV
RETURN AND GET VB3 BYTE
POP
       H
POP
       В
MOV
      C_{\bullet}A
             ;C=MASK
LDAX D
```

RET

;MASK	BIT	TABLE	(2	Х	4)
BTBL:	DE	3	80	HC	
	DE	3	8		
	DE	3	20	HC	
	DE	3	2		
	DE	3	40	ЭН	
	DE	3	4		
	DE	3	10	HC	
	DE	3	1		
	EN	1D			

5.4 MEMORY TEST

```
Simple Memory Test
               ;
                        Written by Andrew Schneider
               ;
                        Modified by Malcolm Wright
               ;
                        Copyright 1977 by SSM
                        Set "START" to the starting address of
               ;
                        memory to be tested. Set "MEND" to the last
               ;
                        address of memory to be checked.
               ;
                        The program will stop (HALT) when complete
                        or if an error was found. "GORB" (good or
                        bad) will be set to 00H for good memory or
                        to the byte pattern that would not read or
               ;
                        write correctly into memory. "LAST" is the
               ;
                        location where the last address tested will
                        be saved. If memory is good, then LAST=MEND.
0100 =
                        EOU
                                0100H
               BEGIN
                                         ;Start of program
C000 =
                        EQU
               START
                                OC000H
                                         ;Beginning address
C7FF =
               MEND
                        EQU
                                OC7FFH ; Ending address
0100
                        ORG
                                BEGIN
0100 2100C0
                                H,START
                        LXI
0103 11FFC7
                        LXI
                                D, MEND
0106 2B
                        DCX
                                Η
0107 23
               LOOP:
                        INX
                                Η
0108 3E7F
                        MVI
                                A,7FH
010A 07
               CHECK:
                        RLC
010B 77
                        MOV
                                M,A
010C BE
                        CMP
010D C22001
                        JNZ
                                ERROR
0110 B7
                        ORA
                                Α
0111 FA0A01
                                CHECK
                        JM
0114 7B
                        MOV
                                A,E
0115 BD
                        CMP
                                L
0116 C20701
                        JNZ
                                LOOP
0119 7A
                        MOV
                                A,D
011A BC
                        CMP
011B C20701
                        JNZ
                                LOOP
011E 3E00
                        MVI
                                A,0
0120 322701
               ERROR:
                        STA
                                GORB
                                         ; If using an IMSAI front panel
                                         ;replace with
                                                             CMA
                                                             OUT OFFH
                                         ; to display byte on front panel.
0123 222801
                        SHLD
                                LAST
0126 76
                        HLT
0127 00
               GORB:
                        DB
                                0
0128 0000
               LAST:
                        DW
                                0
012A
                        END
```

5.5 VIDEO TEST

		; VB3A VIDEO TEST ROUTINE ; WRITTEN BY DAN FISCHLER									
		; INITIALIZE VB3 TO 80 X 16									
		•	; NON-INTERLACED FORMAT								
0100 00D0 00E0 00E1	=	LOC VTAC KSTAT KDATA	EQU EQU EQU	0100H 0D0H 0E0H KSTAT+1	; I/O ADDRESS OF THE CRT CONTROLLER						
0100			ORG	LOC							
0100	D3E0	BEGIN:	OUT	KSTAT	; ENABLE BOARD						
	D3DE D3DA		OUT OUT	VTAC+14 VTAC+10	; RESET VTAC						
	3E70 D3D0		MVI OUT	A,70H VTAC							
010A 010C	3E53 D3D1		MVI OUT	A,53H VTAC+1							
010E 0110			MVI OUT	A,65H VTAC+2							
	3E0F D3D3		MVI OUT	A,0FH VTAC+3							
0116 0118	3E03 D3D4		MVI OUT	A,03H VTAC+4							
011A 011C			MVI OUT	A,26H VTAC+5							
011E 0120			MVI OUT	A,0FH VTAC+6							
0122 0124			MVI OUT	A,00H VTAC+12							
0126 0128				A,0FH VTAC+14							
012A	D3E1		OUT	KDATA	; DISABLE BOARD						
012C	C32C01	LOOP:	JMP	LOOP	; END PROGRAM						
012F			END								

HEX DUMP

0100:	D3	E0	D3	DE	D3	DA	3E	70	D3	D0	3E	53	D3	Dl	3E	65
0110:	D3	D2	3E	0F	D3	D3	3E	03	D3	D4	3E	26	D3	D5	3E	0F
0120:	D3	D6	3E	00	D3	DC	3E	0F	D3	DE	D3	El	C3	2C	01	

			·

6.0 CIRCUIT DESCRIPTION

6.1 DISPLAY MEMORY ADDRESSING

The display memory portion of the VB3A board appears to the host CPU as up to 8K of random access memory. For the host to access this memory, SELECT (U25 pin 9) must be driven low. This is accomplished by a memory read or write to the 8K block of memory addressed by Switch S4. Once SELECT is active, either VCSO or VCS1 will go low, depending on A12. VCSO will enable the first 4K block of memory and VCS1 will enable the second 4K block. SELECT will also allow the host address lines A0 thru All onto the internal address bus. SELECT also enables either VCS2 or VCS3 to allow the S-100 data bus onto either the low or high 8 bits of the internal 16 bit data bus.

6.2 CRT CONTROLLER ADDRESSING

The CRT controller is accessed when VTAC is active by matching A7 thru A4 with the switch setting of Switch S4 and performing an I/O request. VTAC is used to select the controller as well as enable the data bus drivers. A3 thru A0 are the "Register Selects/Command Code" of the controller. (NOTE: There is no protection against writing to a controller input port. Doing so will cause **both** the CRT controller and the data bus drivers to be driving the D0 thru D7 data lines at the same time.)

6.3 KEYBOARD, STATUS, AND BOARD ENABLE ADDRESSING

Two input and two output ports are required for the keyboard input, board status, and the board enable switch. One of these functions is enabled when the "B" input of the 1-of-4 selector (74LS139) U18 goes high.

In the case of an "OUT" instruction, the "Y2" output (U18 pin 6) will go low, latching the output of U24 pin 11. If the value that is latched is a 1, the board is enabled; if a 0, it is disabled. The board enable flag is available on bit 1 of the board status.

When an "INP" instruction occurs, U24 pin 11 determines what type of input will occur. A '0' is a request for keyboard data, and a '1' is a request for board status. The keyboard data port uses an 8212 strapped as an input port. The data will be latched into the 8212 on the falling edge of the strobe input. The interrupt request line of the 8212 will go low to indicate that the data is available. The status of this line can be determined by looking at bit 0 of the board status.

A request for board status will enable the tri-state drivers on Ul7 to put the keyboard data available bit, the board enable bit and the retrace bit onto the data bus. The retrace bit represents the blanking output of the CRT controller. It is used, of course, to blank the screen during video retracing, and can also be used by the software to prevent accessing the video memory while the raster is in an active video area.

6.4 DOT AND CHARACTER CLOCK GENERATION

The dot clock (DCLK) is derived directly from the crystal. This is currently set at 16 MHz, but may go as high as 20 MHz for special purposes (such as line lengths of other than 80 columns). The dot clock is divided down by a 74LS163 (U7) to generate the character clock (DCC or LD or LD). The divisor of the dot clock is determined by Switch S2. Since the 74LS163 is an up-counter, the number of dots-per-character is actually the difference in the number of counts between the number loaded and 16. Therefore, to set a character size of 9 dots, 7 (16 minus 9) must be loaded into the divider with Switch S2 (see Section 4.2).

6.5 INTERNAL ADDRESS BUS AND THE MAPPER PROMS

The internal address bus, VAO thru VAll, is normally driven by the CRT controller and used to address the 4K x 16 bit memory. The column counters of the controller, HO thru H3, go directly to VAO thru VA3. The counters, H4 thru H6, DRO thru DR4, and H7/DR5, are first sent through the mapper PROMs U3 and U4 to become VA4 thru VAll. The purpose of the mapper PROMs is to eliminate the gaps occurring between lines. These gaps occur naturally because the CRT controller uses row/column addressing instead of binary addressing. The exact function of the mapper PROMs is:

VA = DR * X + H

where VA is the number formed by the bits VAll thru VA4;

DR is the number formed by the bits DR5 thru DR0;

H is the number formed by the bits H7 thru H4; and

X is the number of columns to be displayed, divided by 16 and rounded to the next highest integer.

Note that H7 and DR5 are on the same physical pin of the CRT controller. The pin H7/DR5 is H7 when there are more than 128 columns, and DR5 when there are more than 32 rows. Because of this, programming ROMs for 132 columns gets a bit tricky. SSM has ROMs available for non-standard screen sizes, including 132 columns, as an option.

6.6 INTERNAL DATA BUS

The internal data bus is a 16-bit bus that runs between the memory, the S-100 bus drivers and the 8002 Video Generator. VD7 thru VD0 carry the 8-bit code of the character to be displayed. This code may be further modified by VD15 thru VD8, the attribute byte. The host CPU may access the lower half of the data bus by addressing the first (bottom) 4K of the display memory. The upper half of the data bu is on the second (top) 4K of the display memory.

6.7 CHARACTER AND ATTRIBUTE GENERATION

Sixteen bits of data are used to control the visual appearance of each character on the screen. The 8 least significant bits are used to address the character ROMs and the 8 most significant bits are attributes that may

be applied to the character. The mode bits (bits 8 and 9 of the 16 bits; bits D0 and D1 of the most significant bits) are decoded to detect the external mode. When external mode occurs, the tri-state drivers (U28 and part of U21) are turned off and the character generator EPROM (2716 or 2732) is turned on.


6.8 SCREEN BLANKING DURING MEMORY ACCESS

During host access of the video memory, the video is blanked to prevent white "snow" on the screen. This is done by OR'ing the select signal into the blanking signal. Because of memory delays, the effects of a host select are not felt until one character time after the select actually occurs. This is why the select signal is shifted by the character clock before it is used to blank the screen. The actual blanking time will vary from 0 to 2 character times, depending on the speed of the host CPU.

6.9 COMPOSITE VIDEO GENERATION

Composite video is created by combining VSYNC, HSYNC, VIDEO and intensity control signals together at the base of transistor Ql. Transistor Ql is connected as an emitter follower, which has NO voltage gain but does have current gain to provide a low impedance drive to R5 and R6. Ql, R5, R6 and R31 provide a 50 to 75 ohm output impedance for driving standard 75 ohm video coaxial cable.

The composite video signal is an amplitude-modulated signal that controls the vertical and horizontal sync pulses, the vertical and horizontal blanking pulses, and the video information signal. All are at different levels within an approximately IV peak-to-peak range. For monitors with a high level video input, R31 is disconnected by removing a mini-jumper to provide a signal measuring about 4V peak-to-peak. "Blacker-than-black" is a range from 0 volts up to approximately 25% of the amplitude of the composite video signal. The vertical and horizontal sync pulses are within the "blacker than black" range, and are detected and separated by the TV monitor to synchronize its internal oscillators. About 5% above "blacker than black" range is the true "black level" range for video picture information. Within the 5% "black level" range is the horizontal and vertical blanking level, which is a zone that the monitor uses to return the electron beam across the picture tube unseen, to get ready to start another scan line. (Some video products provide a special blanking level. For example, the SSM VB2 provides special blanking levels, but the VB3A does not.)



The 100% point of the possible video level is maximum white for the composite video signal.

Horizontal and vertical sync are combined through a gate (U6, pins 9 and 10) which in turn drives two open-collector inverters (U10, pins 1 and 13). If either sync signal goes high, then U10 (pins 2 and 12) drives the base of Q1 to zero volts for a "blacker than black" level.

Video information is passed through an inverter (U6, pin 12) to obtain the correct polarity for black and white control on U10 pin 3. If VIDEO equals a logic 1 (white), then U10 pin 4 is high (off) and Q1 generates at its output the maximum level for white. If VIDEO equals a logic 0 (black), then U10 pin 4 is low (on) and Q1 receives at its input (base pin) a voltage divided by R7 and R10, producing a black level.

Reduced intensity (gray) is controlled by UlO pin 6 and Rll. If the video is white, and gray is requested, UlO pin 4 is off and UlO pin 6 is on (low). Ql receives at its input (base pin) a voltage divided by R7, with RlO added to Rll. This level is somewhere between black and white, and the level of gray is controlled by the value of Rll.

6.10 EXTERNAL SYNC

The VB3A can be synchronized to an external video standard for image overlay with another video signal. The horizontal and vertical sync inputs (see Section 4.1) allow an external timing pulse (at TTL levels) to be brought into the VB3A. The circuitry used is per SMC's* Application Note for the 5037 (VTAC).

The horizontal sync circuit controls the crystal oscillator circuit. At the end of a horizontal scan line, HSYNC (from U1) gets strobed into U8 as a logic 1. U8 pin 8 goes low (0) and when LD goes low, U9 pin 10 goes high (1). U9 pin 10 controls the crystal oscillator and must be low to allow normal operation. When U9 pin 10 is high, the oscillator stops; when low, the oscillator runs. When stopped, the oscillator can be restarted by providing a negative—going pulse to U8 pin 13. The external sync pulse is sent through U6 pin 2 to U6 pin 3 (which controls the polarity) to U8 pin 13, which starts the oscillator, and begins the next horizontal scan line.

For good operation:

(1) Set the scan rate of the 5037 slightly higher than the external horizontal sync standard.

16000000/(DOTS x [HCOUNT + 3]) => External Horizontal Rate (Hz)

(2) Set HSP (see Section 5.1, Register 1) to 1.

NOTE: => means "greater than or equal to". <= means "less than or equal to".

^{*} Standard Microsystems Corp., 35 Marcus Blvd., Hauppauge, NY 11787

Example: If the horizontal rate you wish to synchronize to is 15,734.26 Hz, then the horizontal rate of the VB3A must be greater. Assume 9 dots for character width.

```
16000000/(9 x [HCOUNT + 3]) => 15734.26

(HCOUNT + 3) <= (16000000/[15734.26 x 9])

HCOUNT <= (16000000/141608.3) -3

HCOUNT <= 113 - 3

HCOUNT = 110
```

The vertical sync circuit controls the dot counter (U7). At the end of one field (typically 1/60 sec.), VSYNC (from U1) gets strobed into U8 as a logic 1. U8 pin 6 goes low (0). When LD goes low, U20 pin 4 goes low. U20 pin 4 controls the dot counter and must be high to allow normal operation. When U20 pin 4 is low, the counter is stopped; when high, it is counting. The counter, when stopped, can be re-started by providing a negative-going pulse to U8 pin 1. The external sync pulse is sent through U6 pin 5 to U6 pin 6 (which controls the polarity) to U8 pin 1. The counter is started by the external sync pulse, which begins the next vertical field.

For good operation:

Set the vertical rate of the 5037 slightly higher than the external vertical sync standard.

16000000/Dots x HOOUNT x SCANS => External Vertical Rate (Hz)

Example: If the vertical rate you wish to synchronize to is 60 Hz, the vertical rate of the VB3A must be greater. This can be done by changing the horizontal rate and leaving the number of scan lines the same. (The previous equation assumes non-interlaced video, so divide the "scan" number by two if interlaced.)

```
ASSUME: Dots = 9, Scans = 525/2, HCOUNT = 110

16000000/(9 x 110 x 262.5) => 60 Hz

16000000/259875 => 60 Hz

61.56 => 60 Hz
```

·		
		· .
		-

PARTS LIST

CHIP	PACK

1	U2	74LS257	quad data selector/multiplexer
2	U5, 18	74LS139	dual 2-to-4 line decoder
1	U6	74LS86	quad 2-input exclusive—OR
1	ช7	74LS163	synchronous 4-bit binary counter
2	U8, 19	74LS74	dual D-type flip-flop
1	U9	74S02	quad 2-input NOR gate
1	Ul0	7416	hex inverting buffer with OC outputs
1	Ull	74123	dual monostable multi-vibrator
1	Ul2	74LS02	quad 2-input NOR gate
1	Ul3	74LS08	quad 2-input AND gate
2	U14, 35	74LS32	quad 2-input OR gate
2	U15, 20	74LS04	hex inverter
1	U16	74LS175	quad D-type flip-flop
4	U17, 21, 22, 29	74LS367	hex bus driver
1	U24	74LS136	quad exclusive OR gate
3	U23, 25, 26	DM8131	6-bit comparator
1	U27	8212	8-bit input/output port
1	U30	74LS00	quad 2-input NAND gate
6	U32-34, 36-38	8216	4-bit bi-directional driver
1	U55	75452	dual peripheral driver

MEMORY PACK

1	Ul	SMC 5037	CRT Video Timer & Controller
1	U3	7 4 S571	256 x 4-bit PROM (80-L)
1	U 4	7 4 S571	256 x 4-bit PROM (80-H)
1	U28	2716	2048 x 8-bit EPROM (6 x 7)
1	U31	SMC 8002	CRT Attributes Controller
8	U39, 40, 43, 44, 47, 48,	21141-2	4096 x 1-bit static RAM
	51, 52		

CAPACITOR PACK

29	C1-5, 7, 8, 12-15, 17-22,	.1 uf monolithic filter capacitor
	24-29, 31-36	
1	C6	100 pf disk radial
1	C9	1000 pf/.001 uf disc radial
4	C10, 11, 23, 30	4.7 uf 25V dipped tantalum radial
1	C16	.0033 uf disc radial

RESISTOR PACK

11	R13, 20-26, 28-30	10K ohm 1/4W 5%	(brown, black, orange)
3	R5, 10, 31	100 ohm 1/4W 5%	(brown, black, brown)
1	R6	1.2K ohm 1/4W 5%	(brown, red, red)
2	R7, 27	220 ohm 1/4W 5%	(red, red, brown)
2	R8, 9	1K ohm 1/4W 5%	(brown, black, red)
1	Rll	390 ohm 1/4W 5%	(orange, white, brown)
1	R12	20K ohm 1/4W 5%	(red, black, orange)
3	R14, 15, 18	2.7K ohm 1/4W 5%	(red, violet, red)
2	R16, 17	470 ohm 1/4W 5%	(yellow, violet, brown)

RESISTOR PACK (con't)

1	R19	68 ohm 1/4W 5%	(blue, grey, black)
4	RP1-4	2.7K ohm SIP resisto	or network

HARDWARE PACK

3	X1-3	Heatsink
1	X4	Special heatsink
4		Sets of #6 hardware
1		20-pin right-angle connector
1		20-pin shell connector
10		Connector pins (crimp type)
1		12 x 1 header strip
5		mini-jumpers

REGULATOR PACK

1	Ql	2N3904/2N2222 transistor
1	Q2	78L12 +12V regulator
4	X1-4	7805 +5V regulator
1	Yl	16 MHz crystal
1	CRl	1N5242/1N4742 12V zener diode

SOCKET PACK

1		8 pin socket
6		18 pin sockets
4		14 pin sockets
1		16 pin socket
2		24 pin sockets
1		28 pin socket
1		40 pin socket
1	S 2	4 position DIP switch
2	S3, 4	8 position DIP switch

MISCELLANEOUS

10	18 pin sockets
10	14 pin sockets
20	16 pin sockets
1	VB3A PC Board
1	VB3A Manual
1	Warranty Card

NOTE: The VB3 80 x 50 also includes the following parts:

MEMORY PACK

8 U41, 42, 45, 46, 49 2114L-2 4096 x 1-bit static RAM 50, 53, 54



CRT 5027 CRT 5037 CRT 5057

CRT Video Timer-Controller VTAC®

FEATURES	PIN CONFI	GURATION
Fully Programmable Display Format Characters per data row (1-200) Data rows per frame (1-64)	A2 (1 A3 (2 CS (3	40 D A1 39 D A6 38 D H6
Raster scans per data row (1-16) Programmable Monitor Sync Format Raster Scans/Frame (256-1023)	R3 C 4 R2 C 5 GND C 6	37 0 H1 36 0 H2 35 0 H3
"Front Porch" Sync Width "Back Porch" Interlace/Non-Interlace	R1 d 7 R6 d 8 DS d 9 LLI/CSYN d 10	34 D H4 33 D H5 32 D H6 31 D H7 DR5
Vertical Blanking ☐ Lock Line Input (CRT 5057) ☐ Direct Outputs to CRT Monitor	VSYN C 11 DCC C 12 VDD C 13 VCC C 14	30 DR4 29 DR3 28 DR2 27 DR1
Horizontal Sync Vertical Sync Composite Sync (CRT 5027, CRT 5037) Blanking	HSYN C 15 CRV C 16 BL C 17 DB7 C 18	26 D DAØ 25 D DBØ 24 D DB1 23 D DB2
Cursor coincidence Programmed via: Processor data bus External PROM	DB6 d 19 DB5 d 20 PACKAGE	22 p DB3 21 p DB4 40-Pin D I.P
Mask Option ROM ☐ Standard or Non-Standard CRT Monitor Compatible ☐ Refresh Rate: 60Hz, 50Hz, ☐ Scrolling	Split-Screen App Horizontal Vertical	
Single Line Multi-Line	☐ Interlace or Non- ☐ TTL Compatibilit ☐ BUS Oriented	У
 ☐ Cursor Position Registers ☐ Character Format: 5x7, 7x9, ☐ Programmable Vertical Data Positioning ☐ Balanced Beam Current Interlace (CRT 5037) 	☐ High Speed Operation ☐ COPLAMOS* N-Channel Silicon Gate Technology ☐ Compatible with CRT 8002 VDAC™	
Graphics Compatible	Compatible with	

GENERAL DESCRIPTION

The CRT Video Timer-Controller Chip (VTAC)® is a user programmable 40-pin COPLAMOS® inchannel MOS. LSI device containing the logic functions required to generate all the timing signals for the presentation and formatting of interlaced and non-interlaced video data on a standard or non-standard CRT monitor

With the exception of the dot counter, which may be clocked at a video frequency above 25 MHz and therefore not recommended for MOS implementation, all frame formatting, such as horizontal, vertical, and composite sync, characters per data row, data rows per frame, and raster scans per data row and per frame are totally user programmable. The data row counter has been designed to facilitate scrolling.

Programming is effected by loading seven 8 bit control registers directly off an 8 bit bid irectional data bus. Four register address lines and a chip select line provide complete microprocessor compatibility for program controlled set up. The device can be "self loaded" via an external PROM tied on the data bus as described in the OPERATION section. Formatting can also be programmed by a single mask option.

In addition to the seven control registers two additional registers are provided to store the cursor character and data row addresses for generation of the cursor video signal. The contents of these two registers can also be read out onto the bus for update by the program.

Three versions of the VTAC® are available. The CRT 5027 provides non-interlaced operation with an even or odd number of scan lines per data row, or interlaced operation with an even number of scan lines per data row. The CRT 5037 may be programmed for an odd or even number of scan lines per data row in both interlaced and non-interlaced modes. Programming the CRT 5037 for an odd number of scan lines per data row eliminates character distortion caused by the uneven beam current normally associated with odd field/even field interlacing of alphanumeric displays.

The CRT 5057 provides the ability to lock a CRT's vertical refresh rate, as controlled by the VTAC's vertical sync pulse, to the 50 Hz or 60 Hz line frequency thereby eliminating the so called "swim" phenomenon. This is particularly well suited for European system requirements. The line frequency waveform, processed to conform to the VTAC's specified logic levels, is applied to the line lock input. The VTAC's will inhibit generation of vertical sync until a zero to one transition on this input is detected. The vertical sync pulse is then initiated within one scan line after this transition rises above the logic threshold of the VTAC.®

To provide the pin required for the line lock input, the composite sync output is not provided in the CRT 5057.

*FOR FUTURE RELEASE

			criptic Input	on of Pin Functions
Pin No.	Symbol		Output	Function
25-18	DBØ-7	Data Bus	I/O	Data bus. Input bus for control words from microprocessor or PROM. Bidirectional bus for cursor address.
3	CS	Chip Select	1	Signals chip that it is being addressed
39, 40, 1, 2	AØ-3	Register Address	1	Register address bits for selecting one of seven control registers or either of the cursor address registers
9	DS	Data Strobe	1	Strobes DBØ-7 into the appropriate register or outputs the cursor character address or cursor line address onto the data bus
12	DCC	DOT Counter Carry	i	Carry from off chip dot counter establishing basic character clock rate. Character clock.
3 8-32	HØ-6	Character Counter Outputs	0	Character counter outputs
7, 5, 4	R1-3	Scan Counter Outputs	0	Three most significant bits of the Scan Counter, row select inputs to character generator
31	H7/DR5	H7 DR5	0	Pin definition is user programmable. Output is MSB of Character Counter if horizontal line count (REG. ∅) is 128; otherwise output is MSB of Data Row Counter.
8	RØ	Scan Counter LSB	0	Least significant bit of the scan counter. In the inter- laced mode with an even number of scans per data row. RØ will toggle at the field rate: for an odd number of scans per data row in the interlaced mode, RØ will toggle at the data row rate.
26-30	DRØ-4	Data Row Counter Outputs	0	Data Row counter outputs
17	BL	Blank	0	Defines non active portion of horizontal and vertical scans
15	HSYN	Horizontal Sync	0	Initiates horizontal retrace
11	VSYN	Vertical Sync	0	Initiates vertical retrace
10	CSYN/ LLI	Composite Sync Output/ Line Lock Input	0/I	Composite sync is provided on the CRT 5027 and CRT 5037. This output is active in non-interlaced mode only. Provides a true RS-170 composite sync wave form. For the CRT 5057, this pin is the Line Lock Input. The line frequency waveform, processed to conform to the VTAC's® specified logic levels, is applied to this p
16	CRV	Cursor Video	0	Defines cursor location in data field
14	Vcc	Power Supply	PS	+5 volt Power Supply
13	VDD	Power Supply	PS	+12 volt Power Supply
Γ				DATA BUS DB 67 25-18
son oggannen	BA • - [0	REDISTRA REDISTRA	Y SYNC WETH REDISTER	BEAT SELAT OURSON + ACONESS RECEIVE OUR
canal.	, 30·32	COLUMN		M-pu.cito
н ө-а				OOSPAATOR 11 NEED CA
w	10	DETECT		100 Cart A. 110 Ca
	B HOW BACK			
1	~ L	COLEMEN		COLUMN A COL
		COOK IE		
	H BMC		2	
	- Hemc		COMPANATOR	COMPANATOR COMPANATOR RESIDENCE
	max	COMPANION O	DISPARATOR BITICAL DATA WIT REQUESTER	UNI COUNT
	HEME	COMPRATOR O SCHISTPANE SEATS STATE REGISTRA	BITTICAL DATA	COMPANTON COMPANTON DATA FORM DATA F
463	HAVE	COMPMATOR O SCHEFFMAR REAS WITH ADDRESS BOXDA	BITTICAL DATA	SELAT - SCHOOLOTA ROW TO RECOVER
	<u> </u>	COMPMATOR O SCAMETHAM MASS WITH A MEAS WI	BITTICAL DATA	SELAT - SCHOOLOTA ROW TO RECOVER

Operation

The design philosophy employed was to allow the device to interface effectively with either a microprocessor based or hardwire logic system. The device is programmed by the user in one of two ways, via the processor data bus as part of the system initialization routine, or during power up via a PROM tied on the data bus and addressed directly by the Row Select outputs of the chip. (See figure 4). Seven 8 bit words are required to fully program the chip. Bit assignments for these words are shown in Table 1. The information contained in these seven words consists of the following

Horizontal	Formatting	

Characters/Data Row A 3 bit code providing 8 mask programmable character, lengths from 20 to 132

The standard device will be masked for the following character lengths, 20, 32,

40, 64, 72, 80, 96, and 132.

Horizontal Sync Delay 3 bits assigned providing up to 8 character times for generation of "front porch".

Horizontal Sync Width 4 bits assigned providing up to 16 character times for generation of horizontal

Horizontal Line Count 8 bits assigned providing up to 256 character times for total horizontal formatting

A 2 bit code providing from a 0 to 2 character skew (delay) between the Skew Bits horizontal address counter and the blank and sync (horizontal vertical composite)

signals to allow for retiming of video data prior to generation of composite video signal. The Cursor Video signal is also skewed as a function of this code

Vertical Formatting

This bit provides for data presentation with odd even field formatting for inter-Interlaced Non-interlaced

laced systems. It modifies the vertical timing counters as described below

A logic 1 establishes the interlace mode.

8 bits assigned, defined according to the following equations. Let X = value of 8 Scans Frame

assigned bits

1) in interlaced mode—scans/frame = 2X + 513. Therefore for 525 scans.

program X = 6 (00000110). Vertical sync will occur precisely every 262.5 scans.

thereby producing two interlaced fields.

Range = 513 to 1023 scans/frame, odd counts only.

2) in non-interlaced mode—scans/frame = 2X + 256. Therefore for 262 scans.

program X = 3 (00000011)

Range = 256 to 766 scans/frame, even counts only.

In either mode, vertical sync width is fixed at three horizontal scans (= 3H)

8 bits defining the number of raster scans from the leading edge of vertical sync until the start of display data. At this raster scan the data row counter is

set to the data row address at the top of the page.

Data Rows/Frame 6 bits assigned providing up to 64 data rows per frame.

Last Data Row 6 bits to allow up or down scrolling via a preload defining the count of the last

displayed data row.

Scans/Data Row 4 bits assigned providing up to 16 scan lines per data row.

Additional Features

Device Initialization:


Vertical Data Start

Under microprocessor control—The device can be reset under system or program control by presenting a 1010 address on A3-9. The device will remain reset at the top of the even field page until a start command is executed by presenting a 1119 address on A3-Ø.

Via "Self Loading"—In a non-processor environment, the self loading sequence is effected by presenting and holding the 1111 address on A3-Ø, and is initiated by the receipt of the strobe pulse (DS). The 1111 address should be maintained long enough to insure that all seven registers have been loaded (in most applications under one millisecond). The timing sequence will begin one line scan after the 1111 address is removed. In processor based systems, self-loading is initiated by presenting the Ø111 address to the device. Self loading is terminated by presenting the start command to the device which also initiates the timing chain.

Scrolling-In addition to the Register 6 storage of the last displayed data row a "scroll" command (address 1g/11) presented to the device will increment the first displayed data row count to facilitate up scrolling in certain applications.

Control Registers Programming Chart Horizontal Line Count: Total Characters/Line = N + 1, N = 0 to 255 (DB0 = LSB) DB0 Characters/Data Row. DR2 DB1 0 0 = 20 Active Characters/Data Row 0 0 = 32 0 0 = 40 1 0 = 64 0 0 = 72 = 80 0 96 = 132= N, from 1 to 7 character times (DB0 = LSB) (N = 0 Disallowed) Horizontal Sync Delay: Horizontal Sync Width = N. from 1 to 15 character times (DB3 = LSB) (N = 0 Disallowed) Sync/Blank Delay Cursor Delay Skew Bits DB7 DB8 (Character Times) 0 0 0 0 2 1 2 1 2 Scans/Frame 8 bits assigned, defined according to the following equations: Let X = value of 8 assigned bits. (DB0 = LSB) 1) in interlaced mode—scans/frame = 2X + 513 Therefore for 525 scans. program X = 6 (00000110). Vertical sync will occur precisely every 262.5 scans, thereby producing two interlaced fields. Range = 513 to 1023 scans/frame, odd counts only. 2) in non-interlaced mode—scans/frame = 2X + 256. Therefore for 262 scans, program X = 3 (00000011). Range = 256 to 766 scans/frame, even counts only. In either mode, vertical sync width is fixed at three horizontal scans (= 3H). Vertical Data Start N = number of raster lines delay after leading edge of vertical sync of vertical start position. (DB0 = LSB) Data Rows/Frame: Number of data rows = N + 1, N = 0 to 63 (DBO = LSB) Last Data Row: N = Address of last dsplayed data row, N = 0 to 63, ie; for 24 data rows,program N = 23. (DB0 = LSB) Mode: Register, 1, DB7 = 1 establishes Interlace. Scans/Data Row: Interlace Mode CRT 5027: Scans per Data Row = N + 1 where N = programmed number of data rows. N = 0 to 15. Scans per data row must be even counts only. CRT 5037, CRT 5057; Scans per data Row = N + 2, N = 0 to 14, odd or even Non-Interlace Mode CRT 5027, CRT 5037, CRT 5057: Scans per Data Row = N + 1, odd or even count. N = 0 to 15. 084-04 -0<





ı


Register Selects/Command Codes A3 A2 A1 AØ Select/Command Description Load Control Register Ø Ω Ω Ω Load Control Register 1 Load Control Register 2 Load Control Register 3 See Table 1 Ω 0 1 0 0 Load Control Register 4 Load Control Register 5 Ω 0 1 Load Control Register 6 1 0 Processor Initiated Self Load Command from processor instructing VTAC: to enter Self Load Mode (via external PROMI Read Cursor Line Address 1 0 0 0 0 0 Read Cursor Character Address Resets timing chain to top left of page. Reset is latched on chip by DS and counters are Reset held until released by start command. 0 1 1 Up Scroll Increments address of first displayed data row on page lie, prior to receipt of scroll command—top line = 0, bottom line = 23. After receipt of Scroll Command—top line = 1, bottom line = 0. Load Cursor Character Address* 0 Load Cursor Line Address* Receipt of this command after a Reset or Start Timing Chain Processor Self Load command will release the timing chain approximately one scan line later. In applications requiring synchronous operation of more than one CRT 5027 the dot counter carry should be held low during the DS for this command. Device will begin self load via PROM when DS goes low. The 1111 command Non-Processor Self Load 1 1 1 should be maintained on A3-Ø long enough to guarantee self load. (Scan counter should cycle through at least once). Self load is automatically terminated and timing chain initiated when the all "1's" condition is removed, independent of DS. For synchronous operation of more than one VTAC*, the Dot Counter Carry should be held low when the command is removed.

*NOTE: During Self-Load, the Cursor Character Address Register (REG 7) and the Cursor Row Address Register (REG 8) are enabled during states Ø111 and 1000 of the R3-R0 Scan Counter outputs respectively. Therefore, Cursor data in the PROM should be stored at these addresses.

TABLE 1







MAXIMUM GUARANTEED RATINGS

Animoni don'i Ari i Zzo i Animoo	
Operating Temperature Range	.0 C to - 70 C
Storage Temperature Range	– 55 C to – 150 C
Lead Temperature (soldering, 10 sec.)	325 C
Positive Voltage on any Pin, with respect to ground	- 18 OV
Negative Voltage on any Pin, with respect to ground	- 0 3V

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. For example, the bench power supply programmed to deliver +12 volts may have large voltage transients when the AC power is switched on and off. If this possibility exists it is suggested that a clamp circuit be used.

ELECTRICAL CHARACTERISTICS (Ta=0°C to 70°C, Vcc= +5V±5°o, Vbb= +12V±5°o, unless otherwise noted)


Parameter	Min.	Typ.	Max.	Unit	Comments
D.C. CHARACTERISTICS					
INPUT VOLTAGE LEVELS					
Low Level Va			0.8	V	
High Level, V ~	Vcc - 1.5		Vec	V	
OUTPUT VOLTAGE LEVELS					
Low Level-Vo. for RØ-3			0.4	V	lo. = 3 2ma
Low Level—Vo. all others			0.4	V	lo. = 1 6ma
High Levei-Vor for RØ-3, DBØ-7	2 4				lo- = 80μa
High Level—Vo- all others	2.4				10n = 40μa
INPUT CURRENT					
Low Level, lik (Address, CS only)			250	μA	$V_{} = 0.4V$
Leakage, IIL (All Inputs except Address.	.CS)		10	μA	0\leq\u00e4\u00f3\u00e4\
INPUT CAPACITANCE	,,		. •	μ, .	<u> </u>
Data Bus Cis		10	15	ρF	
DS. Clock C.v		25	40	ρF	
All other, Civ		10	15	pF	
DATA BUS LEAKAGE IN INPUT MODE				Ρ.	
loe			10	μА	$0.4V \leq V_{\perp} \leq 5.25V$
POWER SUPPLY CURRENT				F	
Icc		80	100	mA	
cal		40	60	mA	
A.C. CHARACTERISTICS					T ₄ - 25 C
DOT COUNTER CARRY					14 - 25 C
frequency	0.2		4.0	MHz	Figure 1
PW _E	35		4.0	ns	Figure 1
PW.	215			ns	Figure 1
tr. tf	213	10	50	ns	Figure 1
DATA STROBE		10	30	115	rigure
PWiss	150ns		10 ₄ s		Figure 2
ADDRESS, CHIP SELECT	150115		1045		rigure 2
Set-up time	125			ns	Figure 2
Hold time	50			ns	Figure 2
DATA BUS-LOADING	30			113	rigule 2
Set-up time	125			ns	Figure 2
Hold time	75			ns	Figure 2
DATA BUS—READING	7.5			113	rigure z
Toels			125	ns	Figure 2 CL = 50pF
TDEL -	5		60	ns	Figure 2. CL = 50pF
OUTPUTS: HØ-7, HS. VS. BL. CRV.	3		00	113	rigule 2. OL - Supr
CS-TDE;			125	ns	Figure 1, CL = 20pF
OUTPUTS: RØ-3, DRØ-5			120	113	rigule 1. OL - ZOPI
Total	*		500	ns	Figure 3. CL = 20pF
MI 2 and DDM 5 may about a size to the following			300	113	, iguie 3. OL - 20pr

*RØ-3 and DRØ-5 may change prior to the falling edge of H sync

Restrictions

^{1.} Only one pin is available for strobing data into the device via the data bus. The cursor X and Y coordinates are therefore loaded into the chip by presenting one set of addresses and outputed by presenting a different set of addresses. Therefore the standard WRITE and READ control signals from most microprocessors must be "NORed" externally to present a single strobe (DS) signal to the device.

^{2.} In interfaced mode the total number of character slots assigned to the horizontal scan must be even to insure that vertical sync occurs precisely between horizontal sync pulses.



When employing microprocessor controlled loading of the CRT 5027's registers, the following sequence of instructions is necessary:

ADDRESS				COMMAND
1	1	1	0	Start Timing Chain
1	0	1	0	Reset
0	0	0	0	Load Register 0
		•		•
		•		•
		•		
0	1	1	0	Load Register 6
1	1	1	0	Start Timing Chain

The sequence of START RESET LOAD START is necessary to insure proper initialization of the registers.

This sequence is not required if register loading is via either of the Self Load modes. This sequence is optional with the CRT 5037 or CRT 5057.



Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patient rights of SMC or others SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.



FFATURES

CRT 8002

PIN CONFIGURATION

CRT Video Display-Controller Video Generator VDAC™

On chip character generator (mask programma 128 Characters (alphanumeric and graphic)	able) VIDEO 1 28 RETBL LD/SH 2 27 CURSOR
7 x 11 Dot matrix block	VDC 3 ☐ ☐ 26 MSØ
☐ On chip video shift register	AØ 4 □ □ 25 MS1
Maximum shift register frequency CRT 8002A 20MHz	A1 5 24 BLINK
CRT 8002A 20MH2 CRT 8002B 15MHz	A2 6 23 V SYNC
CRT 8002C 10MHz	A3 7 D 22 CHABL
Access time 400ns	A4 8 D D 21 REVID
On chip horizontal and vertical retrace video bl	
☐ No descender circuitry required	A6 10 19 STKRU
☐ Four modes of operation (intermixable)	A7 11
Internal character generator (ROM)	V _{cc} 12 6 17 GND
Wide graphics	R2 13 6 16 RØ
Thin graphics	R3 14 1 15 R1
External inputs (fonts/dot graphics)	
On chip attribute logic—character, field	☐ Subscriptable
Reverse video	□ Expandable character set
Character blank	External fonts
Character blink Underline	Alphanumeric and graphic
Strike-thru	RAM, ROM, and PROM
☐ Four on chip cursor modes	On chip address buffer
Underline	☐ On chip attribute buffer
Blinking underline	☐ +5 volt operation
Reverse video	☐ TTL compatible
Blinking reverse video	☐ MOS N-channel silicon-gate COPLAMOS® process
☐ Programmable character blink rate	☐ CLASP® technology—ROM and options
☐ Programmable cursor blink rate	☐ Compatible with CRT 5027 VTAC®

General Description

The SMC CRT 8002 Video Display-Controller (VDAC) is an N-channel COPLAMOS* MOS/LSI device which utilizes CLASP* technology. It contains a 7X11X128 character generator ROM, a wide graphics mode, athin graphics mode, an external input mode, character address/data latch, field and/or character attribute logic, attribute latch, four cursor modes, two programmable blink rates, and a high speed video shift register. The CRT 8002 VDACTM is a companion chip to SMC's CRT 5027 VTAC. Together these two chips comprise the circuitry required for the display portion of a CRT video terminal.

The CRT 8002 video output may be connected directly to a CRT monitor video input. The CRT 5027 blanking output can be connected directly to the CRT 8002 retrace blank input to provide both horizontal and vertical retrace blanking of the video output.

Four cursor modes are available on the CRT 8002. They are: underline, blinking underline, reverse video block, and blinking reverse video block. Any one of these can be mask programmed as the cursor function. There is a separate cursor blink rate which can be mask programmed to provide a 15Hz to 1Hz blink rate.

The CRT 8002 attributes include: reverse video, character blank, blink, underline, and strike-thru. The character blink rate is mask programmable from 7.5 Hz to 0.5 Hz and has a duty cycle of 75/25. The underline and strike-thru are similar but independently controlled functions and can be mask programmed to any number of raster lines at any position in the character block. These attributes are available in all modes.

In the wide graphic mode the CRT 8002 produces a graphic entity the size of the character block. The graphic entity contains 8 parts, each of which is associated with one bit of a graphic byte, thereby providing for 256 unique graphic symbols. Thus, the CRT 8002 can produce either an alphanumeric symbol or a graphic entity depending on the mode selected. The mode can be changed on a per character basis.

The thin graphic mode enables the user to create single line drawings and forms.

The external mode enables the user to extend the onchip ROM character set and/or the on-chip graphics capabilities by inserting external symbols. These external symbols can come from either RAM, ROM or PROM.

MAXIMUM GUARANTEED RATINGS

Operating Temperature Range	 	 	0°C to + 70°C
Storage Temperature Range			 – 55°C to + 150°C
Lead Temperature (soldering, 10 sec.)			 + 325 C
Positive Voltage on any Pin, with respect to ground			+8.0V
Negative Voltage on any Pin, with respect to ground		 	


Stresses above those fisted may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.


NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists it is suggested that a clamp circuit be used.

ELECTRICAL CHARACTERISTICS (T4 = 0°C to 70°C, Vcc = -5V ± 5°c, unless otherwise noted)

Parameter	Min.	Тур.	Max.	Unit	Comments
D.C. CHARACTERISTICS					
INPUT VOLTAGE LEVELS				ì	
Low-level, V _{II}			0.8	V	excluding VDC
High-level, V _{IH}	2.0			V	excluding VDC
INPUT VOLTAGE LEVELS-CLOCK					
Low-level, Vi	4.0		0.8	: V	0 - 5 - 6
High-level, ViH	4.3	1		V	See Figure 6
OUTPUT VOLTAGE LEVELS	İ				1 04 - 4 74 044 1 - 4
Low-level. V _{OL} High-level. V _{OH}	2.4	1	0.4	V	$I_{OL} = 0.4 \text{ mA}, 74 \text{LSXX load}$ $I_{OH} = -20 \mu \text{A}$
INPUT CURRENT	2.4	i	1	•	10H = -20μΑ
Leakage, I		10		μA	$0 \le V_{IN} \le V_{CC}$
INPUT CAPACITANCE		1		μ.	O = VIN = VCC
Data	1	10	ļ	pF	@ 1 MHz
LD/SH	1	20		pF	@ 1 MHz
CLOCK		25		pF	@ 1 MHz
POWER SUPPLY CLIRRENT					
lcc		100]	mA	
A.C. CHARACTERISTICS					
				i i	
$T_A = +25^{\circ}C$. See Figure 6, 7					
	'				PRELIMINAR
					LIMINAR

SYMBOL	PARAMETER	CRT 8002A		CRT	8002B	CRT 8002C		UNITS
	PANAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	JUNITS
VDC	Video Dot Clock Frequency	1.0	20	1.0	15	1.0	10	MHz
PWH	VDC—High Time	13.5		21		36		ns
PWL	VDC-Low Time	13.5		21		36		ns
tcy	LD/SH cycle time	400		533		800		ns
t, t,	Rise, fall time		10		10		10	ns
SET-UP	Input set-up time	≥0		≥0		≥0		ns
t _{HOLD}	Input hold time	15		15		15		ns
tpDI tpDO	Output propagation delay		45		60		90	ns
t,	LD/SH set-up time	5		20		20		ns
t ₂	LD/SH hold time	5		5		5		ns





DESCRIPTION OF PIN FUNCTIONS

				TION OF PIN FUNCTIONS
PIN NO.	SYMBOL	NAME	INPUT; OUTPUT	FUNCTION
1	VIDEO	Videc Output	0	The video output contains the dot stream for the selected row of the alphanumeric, wide graphic, thin graphic, or external character after processing by
				the attribute logic, and the retrace blank and cursor inputs. In the alphanumeric mode, the characters are ROM programmed into the 77 dots, (7X11) allocated for each of the 128 characters. See figure 5. The top row (R®) and rows R12 to R15 are normally all zeros as is column C7. Thus, the character is defined in the box bounded by R1 to R11 and CØ to C6. When a row of the ROM, via the attribute logic, is parallel loaded into the 8-bit shift-register, the first bit serially shifted out is C7. (A zero; or a one in REVID.) It is followed by C6, C5, through CØ.
				The timing of the Load/Shift pulse will determine the number of additional (, zero to N) backfill zeros (or ones if in REVID) shifted out. See figure 4. When the next Load/Shift pulse appears the next character's row of the ROM.
	·			via the attribute logic, is parallel loaded into the shift register and the cycle repeats
2	LD/SH	Load/Shift	I	The 8 bit shift-register parallel-in load or serial-out shift modes are established by the Load/Shift input. When low, this input enables the shift register for serial shifting with each Video Dot Clock pulse. When high, the shift register parallel (broadside) data inputs are enabled and synchronous loading occurs on the next Video Dot Clock pulse. During parallel loading, serial data flow is inhibited. The Address/Data inputs (AØ-A7) are latched on the negative transition of the Load/Shift input. See timing diagram, figure 7.
3	VDC	Video Dot Clock	1	Frequency at which video is shifted
4-11	AØ-A7	Address/Data	1 .	In the Alphanumeric Mode the 7 bits on inputs (AØ-A6) are internally decoded to address one of the 128 available characters (A7=X). In the External Mode, AØ-A7 is used to insert an 8 bit word from a user defined external ROM, PROM or RAM into the on-chip Attribute logic. In the wide Graphic Modes AØ-A7 is used to define one of 256 graphic entities. In the thin Graphic Mode AØ-A2 is used to define the 3 line segments.
12	Vcç	Power Supply	P\$	+5 volt power supply
	R2.R3 R1.R0	Row Address	1	These 4 binary inputs define the row address in the current character block
17	GND	Attribute Enable	GND	Ground
18	ATTBE	Attribute Enable	1	A positive level on this input enables data from the Reverse Video, Character Blank, Underline, Strike-Thru, Blink, Mode Select Ø, and Mode Select is to be strobed into the on-chip attribute latch at the negative transition of the Load/Shift pulse. The latch loading is disabled when this input is low. The latched attributes will remain fixed until this input becomes high again To facilitate attribute latching on a character by character basis, tie ATTBE high See timing diagram, figure 7
19	STKRU	Strike-Thru	1	When this input is high and RETBL = 0, the parallel inputs to the shift register are forced high (SRØ-SR7), providing a solid line segment throughout character block. The operation of strike-thru is modified by Reverse Video (see table 1) In addition, an on-chip ROM programmable decoder is available to decode the line count on which strike-thru is to be placed as well as to program the strike-thru to be 1 to N raster lines high. Actually, the strike-thru decoder (mask programmable) logic allows the strike-thru to be any number or arrangement of horizontal lines in the character block. The standard strike-thru will be a double line on rows R5 and R6.
20	UNDLN	Underlans :	1	When this input is high and RETBL = 0, the parallet inputs to the shift register are forced high (SRØ-SR7), providing a solid line segment throughout the character block. The operation of underline is modified by Reverse Video (see table 1). In addition, an on-chip ROM programmable decoder is available to decode the line count on which underline is to be placed as well as to program the underline to be 1 to N raster lines high. Actually, the underline decoder (mask programmable) logic allows the underline to be any number or arrangement of horizontal lines in the character block. The standard underline will be a single line on R11.
21	REVID	Reverse Video	ı	When this input is low and RETBL = 0, data into the Attribute Logic is presented directly to the shift register parallel inputs. When reverse video is high data into the Attribute Logic is inverted and then presented to the shift register parallel inputs. This operation reverses the data and field video. See table 1.
22	CHABL	Character Blank	I	When this input is high, the parallel inputs to the shift register are all set low, providing a blank character line segment. Character blank will override blink. The operation of Character Blank is modified by the Reverse Video input. See table 1.
23	V SYNC	V SYNC	1	This input is used as the clock input for the two on-chip mask programmable blink rate dividers. The cursor blink rate (50/50 duty cycle) will be twice the character blink rate (75/25 duty cycle). The divisors can be programmed from \pm 4 to \pm 62 for the cursor (\pm 8 to \pm 124 for the character).
24	BLINK	Blink		When this input is high and RETBL = 0 and CHABL = 0, the character will blink at the programmed character blink rate. Blinking is accomplished by blanking the character block with the internal Character Blink clock. The standard character blink rate is 1.875 Hz.
25 26	MS1 MSØ	Mode Select 1 Mode Select Ø	I I	These 2 inputs define the four modes of operation of the CRT 8002 as follows: 11 Alphanumeric Mode—In this mode addresses A&A6 (A7=X) are internally decoded to address 1 of the 128 available ROM characters. The addressed character along with the decoded row will define a 7 bit output from the ROM to be loaded into the shift register via the attribute logic. 11 Thin Graphics Mode—In this mode A&A2 (A3-A7=X) will be loaded into the thin graphic logic along with the row addresses. This logic will define the segments of a graphic entity as defined in figure 2. The top of the entity will begin on row 0000 and will end on a mask programmable row.

DESCRIPTION OF PIN FUNCTIONS

PIN NO.	SYMBOL	NAME	INPUT/ OUTPUT	FUNCTION
25 26 (cont.)				10 External Mode—In this mode the inputs AQ-A7 go directly from the character latch into the shift register via the attribute logic. Thus the user may define external character fonts or graphic entities in an external PROM, ROM or RAM. See figure 3
				Of Wide Graphics Mode—In this mode the inputs AØ-A7 will define a graphic entity as described in figure 1. Each line of the graphic entity is determined by the wide graphic logic in conjunction with the row inputs RØ to R3. In this mode each segment of the entity is defined by one of the bits of the 8 bit word. Therefore, the 8 bits can define any 1 of the 256 possible graphic entities. These entities can butt up against each other to form a contiguous pattern or can be interspaced with alphanumeric characters. Each of the entities occupies the space of 1 character block and thus requires 1 byte of memory.
				These 4 modes can be intermixed on a per character basis.
27	CURSOR	Cursor		When this input is enabled 1 of the 4 pre-programmed cursor modes will be activated. The cursor mode is on-chip mask programmable. The standard cursor will be a blinking (at 3.75Hz) reverse video block. The 4 cursor modes are: Underline—In this mode an underline (1 to N raster lines) at the programmed underline position occurs.
				Blinking Underline—In this mode the underline blinks at the cursor rate.
				Reverse Video Block-In this mode the Character Block is set to reverse video.
			į	Blinking Reverse Video Block—In this mode the Character Block is set to reverse video at the cursor blink rate. The Character Block will alternate between normal video and reverse video.
				The cursor functions are listed in table 1.
28	RETBL	Retrace Blank		When this input is latched high, the shift register parallel inputs are unconditionally cleared to all zeros and loaded into the shift register on the next Load/Shift pulse. This blanks the video, independent of all attributes, during horizontal and vertical retrace time.

		1	ABLE 1		
CURSOR	RETBL	REVID	CHABL	UNDLN.	FUNCTION
X 0 0	1 0 0	X 0 0	X 0 0	X 0 1	"0" S.R. All D (\$.R.) All "1" (\$.R.)* D (\$.R.) All others
0 0 0	0 0 0	0 1 1	1 0 0	X 0 1	D (S.R.) All others "0" (S.R.) All D (S.R.) All "0" (S.R.) All "0" (S.R.) All others
0	0	1	1	×	"1" (S.R.) All
Underline*	0	0	0	Х	"1" (S.R.)
Underline*	0	0	1	х	D (S.R.) All others "1" (S.R.)* "0" (S.R.) All others
Underline*	0	1	0	×	"0" (S.R.)*
Underline*	0	1	1	×	D (S.R.) All others "0" (S.R.)" "1" (S.R.) All others
Blinking "Underline"	0	0	0	×	"1" (S.R.)*Blinking
Blinking** Underline*	0	0	1	×	D (S.R.) All others "1" (S.R.)* Blinking "0" (S.R.) All others
Blinking * * Underline *	0	1	0	×	"0" (S.R.)* Blinking
Blinking** Underline*	0	1	1	x	D (S.R.) All others "0" (S.R.)* Blinking "1" (S.R.) All others
REVID Block	0	0	0	0	D (S.R.) All
REVID Block	0	0	0	1	"0" (S.R.) * D (S.R.) All others
REVID Block REVID Block	0	0	1	0	"1" (S.R.) All "0" (S.R.) *
REVID Block	0	1	0	0	D (S.R.) All
REVID Block	0	1	0	1	"1" (S.R.)* D (S.R.) All others
REVID Block	0	1	1	×	"0" (S.R.) All
Blink** REVID Block Blink** REVID Block Blink** REVID Block Blink** REVID Block Blink** REVID Block Blink** REVID Block Blink** REVID Block	0 0 0 0	0 0 0 1 1	0 0 1 0 0	0 1 X 0 1	Alternate Normal Video/REVID At Cursor Blink Rate

*At Selected Row Decode **At Cursor Blink Rate
Note: If Character is Blinking at Character Rate, Cursor will change it to Cursor Blink Rate.

FIGURE 5 **ROM CHARACTER BLOCK FORMAT**


											ROWS	R3	R2	R1	RØ
(ALL ZEROS)—	- 0	0	0	0	0	0	0	0	_	_	RØ	0	0	0	0
(,	(0	0	0	0	- 0	_ <u>_</u>	-0	0	<u> </u>	_	R1	0	0	0	1
	0	0	0	0	0	0	0	0	-	_	R2	0	0	1	0
	0	0	0	0	0	0	0	0	_		R3	0	0	1	1
	0	0	0	0	0	0	O	0	-	_	R4	0	1	0	0
	0	0	0	0	0	0	0	0	_	_	R5	0	1	0	1
77 BITS	٠ }	0	0	0	0	0	0	0	-	_	R6	0	1	1	0
(7 x 11 ROM)	0	0	0	0	0	0	0	0	_	_	R7	0	1	1	1
	0	0	0	0	0	0	0	0	i –	_	R8	1	0	0	0
	0	0	0	0	0	0	0	0	_	_	R9	1	0	0	1
	0	0	0	0	0	0	0	0	 -	_	R1Ø	1	0	1	0
	0	0	0	0	0	0	0	0	¦	_	R11	1	0	1	1
	0	0	0	0	0	0	0	0	_	_	R12	1	1	0	0
=====	0	0	0	0	0	0	0	0	_	_	R13	1	1	0	1
(ALL ZEROS)	70	0	0	0	0	0	0	0		-	R14	1	1	1	0
	0	0	0	0	0	0	0	0	_	_	R15	1	1	1	1
	*C7	C6	C5	C4	СЗ	C2	C1	CØ	_	<u></u>	EXTENDE FOR INTE	D ZERO	S (BA	CK FIL	L)
*COLUMBIA 7 IC A	11 75	200	/DE	WD -	- O)				,	<u>~</u>					-


*COLUMN 7 IS ALL ZEROS (REVID = 0) COLUMN 7 IS SHIFTED OUT FIRST


EXTENDED ZEROS (BACK FILL)
FOR INTERCHARACTER SPACING (NUMBER CONTROLLED
BY LD/SH, VDC TIMING)


A2	AĐ	00000	00	55,	00	2.0	000	11	ים	00	ەە	ים	01	10	011	11	100	С	1001	1010	1	1011	11	00	1101		1110	1111
E 44		Cé C	C CE	CC	C6	c٥	Cŧ	CO	Cŧ	CO	C€	Ç0	C6	CO	Cē	СО	C6	CO	C6 C0	C6	СО	C6 C0	C6	Co	Cê C	:0	Ce Co	C6 C
coc	PI.	1000 1000 1000 1000 1000 1000 1000 100			300		CHOCK WAS BEEN AS BEEN		014 A		POB		OOUT. STORES				000 1000 000 000 000 000 000 000 000 00	000			0.00		OCHOOD OCHOOLOGICA	0000				
ec.	A)	THE THE THE THE THE THE THE THE THE THE			CHOING CONTRACTOR		501		DONOL OF BELLEVIEW OF STREET		CHICA POST DE CONTROL		UNIVERSITY OF THE PROPERTY OF		MACH WIND CONTRACT OF THE PARTY		CHICALD COUNTY OF THE PROPERTY	000000		30 00 10 10 10 10 10 10 10 10 10 10 10 10		22.44 20004	HALL THE STATE OF	001	00000000000000000000000000000000000000	2000		CONNECTION OF STREET
0.0	A	ORANAMAN AND COMMENT OF THE PROPOSED AND COMMENT OF THE PROPOSED AND COMMENT OF THE PROPOSED AND COMMENT OF THE PROPOSED AND COMMENT OF THE PROPOSED AND COMMENT OF THE PROPOSED AND COMMENT OF THE PROPOSED AND COMMENT OF T	HINTON HIN	Man in the said	2000	1200			1000 0000 0000 0000 0000 0000 0000 000		100			•	TOUR CHANGE OF THE PROPERTY OF	200		021	CANADOM INC.	0000			000000000000000000000000000000000000000	OUGUING HICK HON	00000000000000000000000000000000000000		DODOO CO	DESCO.
011	R1		DIAMETERS OF TREE		000				COUNTY OF THE PARTY į	SCHOOL STATE	55			DANNING DONAGO	OLINGE I		0000	THE STATE OF THE S	0080	BUT WALL	THE STATE OF THE S	000000000000000000000000000000000000000	3	500000 500000 500000 50000 50000 50000 50000	Kar Lina K.			
100	R1				000		700		3000			100		MANUAL AND AND AND AND AND AND AND AND AND AND	200			500		2000 2000 2000 2000 2000 2000 2000 200	55 ;			CHANNON CONTRACTOR				
121	g.	303303 0 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	41				200		H M GOT M IN	Fall of the bill			A CONTROL OF THE PROPERTY OF T	1000			Market State of the State of th				3		225		1000 mm	Jan a Jan dha a		HAMMAN TO THE PARTY OF THE PART
110	A.				200	NAME OF THE PARTY	200	••,	Pinoses and on on one of the one					DOCUMENT REPORT			OCH NOWN CHANGE OF COMMENTS OF				9 90000		00000000000000000000000000000000000000			000		CONTROL OF THE CONTRO
,,,	A.		CHOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCO			-777	000000000000000000000000000000000000000	000	150		NEW DOOR OF	50		3			000 H 000 H	(H) (H)		00000 00000 00000 00000 00000 00000	SOUND PRODUCTION		900000000000000000000000000000000000000			NAME OF THE PARTY	CHANGE HE	


CONSULT FACTORY FOR CUSTOM FONT AND OPTION PROGRAMMING FORMS.


















Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications, consequently complete information sufficient for construction purposes is not necessarily given. The information has been darefully checked and its believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others SMC reserves the right to make changes at any time in order to improve design and to supply the best product possible.



CRT Video Display-Controller Video Generator VDAC™





ATTRIBUTES

Underline

Underline will be a single horizontal line at row R11

Blink Rate

The character blink rate will be 1.875 Hz


Cursor Will be a blinking reverse video block, blinking at 3.75 Hz The strike-thru will be a double line at rows R5 and R6



CRT 8002-003 (5 X 7 ASCII) CODING INFORMATION

CRT Video Display-Controller Video Generator VDAC™

^	3 A0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	,10.	1110	****
A4		Ce C 0	C6 C0	C6 Ç0	C6 C0	CE CO	C6 C0	C6 C0	C6 C 0	C6 C0	C6 CO	C6 CD	Ct CO	C6 C0	CE CO	C6 C0	Ce Co
000	R1				DOG STATE OF THE PROPERTY OF T		00000000000000000000000000000000000000	COLUMN TO THE PROPERTY OF THE		CONTROL OF STATE OF S			MANASHADOODEN CHOCKERSHING CHOC	CONTRACTOR DE LA CONTRA	COUNTY SALES	The bull-of court of a	OF HOSPICATION OF THE PROPERTY
001	At		DOS DOCEMENTOS DO SENSO DO SEN	UNALIME IOUGHA DIAMINE IN TOO DIAMINE IN TOO DIAMINE IN TOO DIAMINE IN TOO HAND IN TOO THE	Octobra Hilloconio	DOOD HEAT HE HELD OF THE HEAT HEAT HEAT HEAT HEAT HEAT HEAT	DESCRIPTION OF THE PROPERTY OF	TOTAL MARKET		CONTRACTOR OF THE STATE OF THE	CONTRACTOR OF THE PROPERTY OF	1201 H	BINAL TAKENDA BINAL TAKENDA BI	THE PROPERTY OF THE PROPERTY O	DESCRIPTION OF THE PROPERTY OF	DESCRIPTION OF THE CONTROL OF THE CO	CHOCKE THE RESERVED TO THE RES
010	R1	00000000000000000000000000000000000000	UNDANGOODOOO	DOGONOMICON DOGONOMICO DIXHODONI PIKROPINI RIKKOPINI RIK	HOGE ANT HOGEN	Octobrom of the control of the contr	DISTRICT OF THE PROPERTY OF TH	TOTAL TOTAL	THE STATE OF THE S	PARTITION OF THE PARTIT	OCHANDOOCKA OCHONOCOMINO OCHONO	7	DOUBLING HOUSE AND AND AND AND AND AND AND AND AND AND	Octobration (S)	GENCHANNAGO GENCHA	GENERAL MANAGEMENT OF COLUMN AND AND AND AND AND AND AND AND AND AN	MANAGED DE LE LES LES LES LES LES LES LES LES LES
011	RI		00000000000000000000000000000000000000	500000		CONTRACTOR OF THE CONTRACTOR O			COCHE THE COCHE CO			CONTRACTOR CONTRACTOR	OHIT HALLSHAM	Constant State Consta	DUMON DELICATION DELIC	COLD THE WAY IN THE PARTY OF TH	CORPORATION TO THE STATE OF THE
100	At	2000	DESCRIPTION OF THE PROPERTY OF	00000000000000000000000000000000000000	CONTROL NOT NAME.		10000000000000000000000000000000000000	DUDGE STORY OF THE			DOCKHOUN HOUSE COOKHOOCH HOUSE COOKHOOCH HOUSE COOKHOOCH HOUSE HINNH HOUSE	200 200 200 200 200 200 200 200 200 200	12.00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		CONTROL OF THE PROPERTY OF THE	District Control of the Control of t	00000000000000000000000000000000000000
101	Ri	0.000000000000000000000000000000000000		00000000000000000000000000000000000000	2222222 2222222 2222222 2222222 2222222	COUNTY OF THE PROPERTY OF THE	200 H			538 S	CONTRACTOR OF THE PROPERTY OF	10000000000000000000000000000000000000	STATE OF THE STATE	GOOD CONTROL OF THE PROPERTY O		DECEMBER OF THE PROPERTY OF TH	
110	R11		00000000000000000000000000000000000000		00000000000000000000000000000000000000			THE REPORT OF THE PROPERTY OF			DOODS STATE OF THE PROPERTY OF						
111	R1					CONTRIBUTION OF THE PROPERTY O			2000000		2000000						



ATTRIBUTES

Underline
Underline will be a single horizontal line at R8

Cursor Cursor will be a blinking reverse video block, blinking at 3.75 Hz

Blink Rate
The character blink rate is 1.875 Hz
Strike-Thru

Strike-Thru
The strike-thru will be a single horizontal line at R4

